diff options
author | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-04-11 14:06:42 +0000 |
---|---|---|
committer | oharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-04-11 14:06:42 +0000 |
commit | c4a2fdbc39dd31170e61e7fe0be332826825acbd (patch) | |
tree | e2c5b5221f3f882bee7386e24e0fed2fed9a5822 /src/target/armv7m.c | |
parent | 0d7d64b5e9a463f63deb19f00efa14e6e5b1c34e (diff) |
Reset wip. Just adding hooks. This is just to reduce the size of the actual change, no change in behaviour.
git-svn-id: svn://svn.berlios.de/openocd/trunk@565 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'src/target/armv7m.c')
-rw-r--r-- | src/target/armv7m.c | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/src/target/armv7m.c b/src/target/armv7m.c index 81b477a9..eaf1eb95 100644 --- a/src/target/armv7m.c +++ b/src/target/armv7m.c @@ -349,22 +349,22 @@ int armv7m_run_algorithm(struct target_s *target, int num_mem_params, mem_param_ /* This code relies on the target specific resume() and poll()->debug_entry() sequence to write register values to the processor and the read them back */ - target->type->resume(target, 0, entry_point, 1, 1); - target->type->poll(target); + target_resume(target, 0, entry_point, 1, 1); + target_poll(target); while (target->state != TARGET_HALTED) { usleep(5000); - target->type->poll(target); + target_poll(target); if ((timeout_ms -= 5) <= 0) { LOG_ERROR("timeout waiting for algorithm to complete, trying to halt target"); - target->type->halt(target); + target_halt(target); timeout_ms = 1000; while (target->state != TARGET_HALTED) { usleep(10000); - target->type->poll(target); + target_poll(target); if ((timeout_ms -= 10) <= 0) { LOG_ERROR("target didn't reenter debug state, exiting"); |