aboutsummaryrefslogtreecommitdiff
path: root/src/flash/nand/mx2.h
diff options
context:
space:
mode:
authorErik Ahlén <erik.ahlen@avalonenterprise.com>2011-12-13 09:34:33 +0100
committerØyvind Harboe <oyvindharboe@gmail.com>2011-12-19 07:26:46 +0000
commitc10a315f91474c39701a61036362502d573722d9 (patch)
treeb8393e35d4855b9050263375c2c58e87f04b6d18 /src/flash/nand/mx2.h
parent886ea0b9148381eefc148aeb4d7c6d63894e494b (diff)
Indentation and white space fixes.
Change-Id: Iffbaefea4f3d5e9b56b3c36496b44969d7c07e82 Signed-off-by: Erik Ahlén <erik.ahlen@avalonenterprise.com> Reviewed-on: http://openocd.zylin.com/266 Tested-by: jenkins Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com>
Diffstat (limited to 'src/flash/nand/mx2.h')
-rw-r--r--src/flash/nand/mx2.h66
1 files changed, 32 insertions, 34 deletions
diff --git a/src/flash/nand/mx2.h b/src/flash/nand/mx2.h
index c3e45837..1a85bc75 100644
--- a/src/flash/nand/mx2.h
+++ b/src/flash/nand/mx2.h
@@ -27,36 +27,37 @@
* Many thanks to Ben Dooks for writing s3c24xx driver.
*/
-#define MX2_NF_BASE_ADDR 0xd8000000
-#define MX2_NF_BUFSIZ (MX2_NF_BASE_ADDR + 0xe00)
-#define MX2_NF_BUFADDR (MX2_NF_BASE_ADDR + 0xe04)
-#define MX2_NF_FADDR (MX2_NF_BASE_ADDR + 0xe06)
-#define MX2_NF_FCMD (MX2_NF_BASE_ADDR + 0xe08)
-#define MX2_NF_BUFCFG (MX2_NF_BASE_ADDR + 0xe0a)
+#define MX2_NF_BASE_ADDR 0xd8000000
+#define MX2_NF_BUFSIZ (MX2_NF_BASE_ADDR + 0xe00)
+#define MX2_NF_BUFADDR (MX2_NF_BASE_ADDR + 0xe04)
+#define MX2_NF_FADDR (MX2_NF_BASE_ADDR + 0xe06)
+#define MX2_NF_FCMD (MX2_NF_BASE_ADDR + 0xe08)
+#define MX2_NF_BUFCFG (MX2_NF_BASE_ADDR + 0xe0a)
#define MX2_NF_ECCSTATUS (MX2_NF_BASE_ADDR + 0xe0c)
#define MX2_NF_ECCMAINPOS (MX2_NF_BASE_ADDR + 0xe0e)
#define MX2_NF_ECCSPAREPOS (MX2_NF_BASE_ADDR + 0xe10)
-#define MX2_NF_FWP (MX2_NF_BASE_ADDR + 0xe12)
+#define MX2_NF_FWP (MX2_NF_BASE_ADDR + 0xe12)
#define MX2_NF_LOCKSTART (MX2_NF_BASE_ADDR + 0xe14)
-#define MX2_NF_LOCKEND (MX2_NF_BASE_ADDR + 0xe16)
+#define MX2_NF_LOCKEND (MX2_NF_BASE_ADDR + 0xe16)
#define MX2_NF_FWPSTATUS (MX2_NF_BASE_ADDR + 0xe18)
/*
* all bits not marked as self-clearing bit
*/
-#define MX2_NF_CFG1 (MX2_NF_BASE_ADDR + 0xe1a)
-#define MX2_NF_CFG2 (MX2_NF_BASE_ADDR + 0xe1c)
+#define MX2_NF_CFG1 (MX2_NF_BASE_ADDR + 0xe1a)
+#define MX2_NF_CFG2 (MX2_NF_BASE_ADDR + 0xe1c)
-#define MX2_NF_MAIN_BUFFER0 (MX2_NF_BASE_ADDR + 0x0000)
-#define MX2_NF_MAIN_BUFFER1 (MX2_NF_BASE_ADDR + 0x0200)
-#define MX2_NF_MAIN_BUFFER2 (MX2_NF_BASE_ADDR + 0x0400)
-#define MX2_NF_MAIN_BUFFER3 (MX2_NF_BASE_ADDR + 0x0600)
-#define MX2_NF_SPARE_BUFFER0 (MX2_NF_BASE_ADDR + 0x0800)
-#define MX2_NF_SPARE_BUFFER1 (MX2_NF_BASE_ADDR + 0x0810)
-#define MX2_NF_SPARE_BUFFER2 (MX2_NF_BASE_ADDR + 0x0820)
-#define MX2_NF_SPARE_BUFFER3 (MX2_NF_BASE_ADDR + 0x0830)
-#define MX2_NF_MAIN_BUFFER_LEN 512
-#define MX2_NF_SPARE_BUFFER_LEN 16
-#define MX2_NF_LAST_BUFFER_ADDR ((MX2_NF_SPARE_BUFFER3) + MX2_NF_SPARE_BUFFER_LEN - 2)
+#define MX2_NF_MAIN_BUFFER0 (MX2_NF_BASE_ADDR + 0x0000)
+#define MX2_NF_MAIN_BUFFER1 (MX2_NF_BASE_ADDR + 0x0200)
+#define MX2_NF_MAIN_BUFFER2 (MX2_NF_BASE_ADDR + 0x0400)
+#define MX2_NF_MAIN_BUFFER3 (MX2_NF_BASE_ADDR + 0x0600)
+#define MX2_NF_SPARE_BUFFER0 (MX2_NF_BASE_ADDR + 0x0800)
+#define MX2_NF_SPARE_BUFFER1 (MX2_NF_BASE_ADDR + 0x0810)
+#define MX2_NF_SPARE_BUFFER2 (MX2_NF_BASE_ADDR + 0x0820)
+#define MX2_NF_SPARE_BUFFER3 (MX2_NF_BASE_ADDR + 0x0830)
+#define MX2_NF_MAIN_BUFFER_LEN 512
+#define MX2_NF_SPARE_BUFFER_LEN 16
+#define MX2_NF_LAST_BUFFER_ADDR ((MX2_NF_SPARE_BUFFER3) + \
+ MX2_NF_SPARE_BUFFER_LEN - 2)
/* bits in MX2_NF_CFG1 register */
#define MX2_NF_BIT_SPARE_ONLY_EN (1<<2)
@@ -83,27 +84,25 @@
#define MX2_NF_BIT_DATAOUT_TYPE(x) ((x)<<3)
#define MX2_NF_BIT_OP_DONE (1<<15)
-#define MX2_CCM_CGR2 0x53f80028
-#define MX2_GPR 0x43fac008
-//#define MX2_PCSR 0x53f8000c
-#define MX2_FMCR 0x10027814
+#define MX2_CCM_CGR2 0x53f80028
+#define MX2_GPR 0x43fac008
+/*#define MX2_PCSR 0x53f8000c*/
+#define MX2_FMCR 0x10027814
#define MX2_FMCR_NF_16BIT_SEL (1<<4)
-#define MX2_FMCR_NF_FMS (1<<5)
+#define MX2_FMCR_NF_FMS (1<<5)
-enum mx_dataout_type
-{
+enum mx_dataout_type {
MX2_NF_DATAOUT_PAGE = 1,
MX2_NF_DATAOUT_NANDID = 2,
MX2_NF_DATAOUT_NANDSTATUS = 4,
};
-enum mx_nf_finalize_action
-{
+
+enum mx_nf_finalize_action {
MX2_NF_FIN_NONE,
MX2_NF_FIN_DATAOUT,
};
-struct mx2_nf_flags
-{
+struct mx2_nf_flags {
unsigned host_little_endian:1;
unsigned target_little_endian:1;
unsigned nand_readonly:1;
@@ -111,8 +110,7 @@ struct mx2_nf_flags
unsigned hw_ecc_enabled:1;
};
-struct mx2_nf_controller
-{
+struct mx2_nf_controller {
enum mx_dataout_type optype;
enum mx_nf_finalize_action fin;
struct mx2_nf_flags flags;