diff options
| author | Anders <anders@openpuma.org> | 2014-10-27 12:55:50 -0700 |
|---|---|---|
| committer | Spencer Oliver <spen@spen-soft.co.uk> | 2014-11-24 22:14:38 +0000 |
| commit | 1662c854e200949ca47f56e6c2080f246662ba75 (patch) | |
| tree | a652c4d62728eddb3f80efa8b62b5a78c071f6c6 /contrib/loaders | |
| parent | 2162ca72ef74a8bc74e7db7f1c05c8a3610b3482 (diff) | |
flash/nor/lpcspifi.c: fix bug that prevented clean reset after flash write
After SPI flash was written by the assembly language stub,
the last SPI command was not terminated by raising CS.
This left the SPI device in a hung state that prevented the
flash from being read by the M4 SPIFI controller, even after
the M4 was fully reset. To access the flash via SPIFI, it was
necessary to completely power cycle the board.
This fix adds the missing instructions to raise CS and
terminate the SPI command after the last byte. This allows
the M4 to be resumed or reset cleanly after flashing. The
SPIFI memory is now immediately accessable at address
0x1400 0000 after flashing is complete.
Change-Id: I4d5e03bded0fa00c430c2991f182dc18611d5f48
Signed-off-by: Anders <anders@openpuma.org>
Reviewed-on: http://openocd.zylin.com/2359
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
Diffstat (limited to 'contrib/loaders')
| -rw-r--r-- | contrib/loaders/flash/lpcspifi_write.S | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/contrib/loaders/flash/lpcspifi_write.S b/contrib/loaders/flash/lpcspifi_write.S index d4712976..8435a204 100644 --- a/contrib/loaders/flash/lpcspifi_write.S +++ b/contrib/loaders/flash/lpcspifi_write.S @@ -39,6 +39,17 @@ * r11 - current page end address */ +/* + * This code is embedded within: src/flash/nor/lpcspifi.c as a "C" array. + * + * To rebuild: + * arm-none-eabi-gcc -c lpcspifi_write.S + * arm-none-eabi-objcopy -O binary lpcspifi_write.o lpcspifi_write.bin + * xxd -c 8 -i lpcspifi_write.bin > lpcspifi_write.txt + * + * Then read and edit this result into the "C" source. + */ + #define SSP_BASE_HIGH 0x4008 #define SSP_BASE_LOW 0x3000 #define SSP_CR0_OFFSET 0x00 @@ -204,6 +215,7 @@ error: movs r0, #0 str r0, [r2, #4] /* set rp = 0 on error */ exit: + bl cs_up /* end the command before returning */ mov r0, r6 bkpt #0x00 |