aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorVladimir Zapolskiy <vz@mleia.com>2013-02-08 02:12:49 +0200
committerAndreas Fritiofson <andreas.fritiofson@gmail.com>2013-03-06 19:06:06 +0000
commit0581ab7855422eea727892fb4aed7312c498c760 (patch)
treec1c2cf0c953bf6115292cfb900af2508f9a90c10
parentdcfa3ac7c7e116d5ff70f7c69d4eff80b3495443 (diff)
cfg: add basic support of Freescale i.MX6 series targets
This change adds a simple target configuration for Freescale single/dual/quad core i.MX6 SoCs, only one core is configured by default. Change-Id: I853dd27f4c6765b7f731be2ddea82e85d496c6a4 Signed-off-by: Vladimir Zapolskiy <vz@mleia.com> Reviewed-on: http://openocd.zylin.com/1135 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
-rw-r--r--tcl/target/imx6.cfg56
1 files changed, 56 insertions, 0 deletions
diff --git a/tcl/target/imx6.cfg b/tcl/target/imx6.cfg
new file mode 100644
index 00000000..707bab84
--- /dev/null
+++ b/tcl/target/imx6.cfg
@@ -0,0 +1,56 @@
+# Freescale i.MX6 series single/dual/quad core processor
+
+if { [info exists CHIPNAME] } {
+ set _CHIPNAME $CHIPNAME
+} else {
+ set _CHIPNAME imx6
+}
+
+# CoreSight Debug Access Port
+if { [info exists DAP_TAPID] } {
+ set _DAP_TAPID $DAP_TAPID
+} else {
+ set _DAP_TAPID 0x4ba00477
+}
+
+jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x01 -irmask 0x0f \
+ -expected-id $_DAP_TAPID
+
+# SDMA / no IDCODE
+jtag newtap $_CHIPNAME sdma -irlen 4 -ircapture 0x00 -irmask 0x0f
+
+# System JTAG Controller
+if { [info exists SJC_TAPID] } {
+ set _SJC_TAPID SJC_TAPID
+} else {
+ set _SJC_TAPID 0x0191c01d
+}
+set _SJC_TAPID2 0x2191c01d
+
+jtag newtap $_CHIPNAME sjc -irlen 5 -ircapture 0x01 -irmask 0x1f \
+ -expected-id $_SJC_TAPID -expected-id $_SJC_TAPID2
+
+# GDB target: Cortex-A9, using DAP, configuring only one core
+# Base addresses of cores:
+# core 0 - 0x82150000
+# core 1 - 0x82152000
+# core 2 - 0x82154000
+# core 3 - 0x82156000
+set _TARGETNAME $_CHIPNAME.cpu.0
+target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.dap \
+ -coreid 0 -dbgbase 0x82150000
+
+# some TCK cycles are required to activate the DEBUG power domain
+jtag configure $_CHIPNAME.sjc -event post-reset "runtest 100"
+
+proc imx6_dbginit {target} {
+ # General Cortex A8/A9 debug initialisation
+ cortex_a8 dbginit
+}
+
+# Slow speed to be sure it will work
+jtag_rclk 1000
+$_TARGETNAME configure -event reset-start { jtag_rclk 1000 }
+
+$_TARGETNAME configure -event reset-assert-post "imx6_dbginit $_TARGETNAME"
+$_TARGETNAME configure -event gdb-attach { halt }