diff options
| author | Oleksij Rempel <linux@rempel-privat.de> | 2018-02-10 16:37:31 +0100 |
|---|---|---|
| committer | Paul Fertser <fercerpav@gmail.com> | 2018-07-31 15:54:28 +0100 |
| commit | 16e95146be107667f26dd805df8d7564b7ea5d8a (patch) | |
| tree | ab7b256b4cc231cf39438220336c3046d17b1d35 | |
| parent | 4896c83ce8f28674a0beb34e7d475cb5b0ac7dab (diff) | |
mips_m4k: add optional reset handler
In some cases by using SRST we can't halt CPU early enough. And
option PrRst is not available too. In this case the only way is
to set BOOT flag over EJTAG and reset CPU or SoC from CPU itself.
For example by writing to some reset register.
This patch is providing possibility to use user defined reset-assert
handler which will be enabled only in case SRST is disabled. It is
needed to be able switch between two different reset variants on run
time.
Change-Id: I6ef98f1871ea657115877190f7cc7a5e8f3233e4
Signed-off-by: Oleksij Rempel <linux@rempel-privat.de>
Reviewed-on: http://openocd.zylin.com/4404
Tested-by: jenkins
Reviewed-by: Paul Fertser <fercerpav@gmail.com>
| -rw-r--r-- | src/target/mips_m4k.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/target/mips_m4k.c b/src/target/mips_m4k.c index 78718ca1..20c707bb 100644 --- a/src/target/mips_m4k.c +++ b/src/target/mips_m4k.c @@ -344,6 +344,8 @@ static int mips_m4k_assert_reset(struct target *target) jtag_add_reset(1, 1); else if (!srst_asserted) jtag_add_reset(0, 1); + } else if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT)) { + target_handle_event(target, TARGET_EVENT_RESET_ASSERT); } else { if (mips_m4k->is_pic32mx) { LOG_DEBUG("Using MTAP reset to reset processor..."); |