<feed xmlns='http://www.w3.org/2005/Atom'>
<title>OpenOCD/tcl, branch master</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>https://git.amat.us/openocd/atom/tcl?h=master</id>
<link rel='self' href='https://git.amat.us/openocd/atom/tcl?h=master'/>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/'/>
<updated>2020-03-16T15:25:10Z</updated>
<entry>
<title>Flash driver for STM32G0xx and STM32G4xx</title>
<updated>2020-03-16T15:25:10Z</updated>
<author>
<name>Andreas Bolsch</name>
<email>hyphen0break@gmail.com</email>
</author>
<published>2018-12-16T16:30:41Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=ba131f30a0798d97729f9517c136d32f58f57571'/>
<id>urn:sha1:ba131f30a0798d97729f9517c136d32f58f57571</id>
<content type='text'>
Flash module of STM32G0/G4 family is quite similar to the one of
STM32L4, so only minor changes are required, in particular
adaption of flash loader to Cortex-M0. Register addresses
passed to flash loader to simplify integration of L5.
Added re-probe after option byte load.
Added flash size override via cfg file.
WRPxxR mask now based on max. number of pages instead of fixed 0xFF,
as G4 devices fill up unused bits with '1'.
Sizes in stm32l4_probe changed to multiples of 1kB.

Tested with Nucleo-G071RB, G030J6, Nucleo-G431RB and Nucleo-G474RE.
Gap handling in G4 Cat. 3 dual bank mode tested with STM32G473RB.
This handling isn't optimal as the bank size includes the
size of the gap. WB not tested.

Change-Id: I24df7c065afeb71c11c7e96de4aa9fdb91845593
Signed-off-by: Andreas Bolsch &lt;hyphen0break@gmail.com&gt;
Reviewed-on: http://openocd.zylin.com/4807
Tested-by: jenkins
Reviewed-by: Tarek BOCHKATI &lt;tarek.bouchkati@gmail.com&gt;
Reviewed-by: Tomas Vanek &lt;vanekt@fbl.cz&gt;
</content>
</entry>
<entry>
<title>tcl/target: Fix naming of RZ/A1 SoC</title>
<updated>2020-03-14T20:39:47Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut@gmail.com</email>
</author>
<published>2020-02-08T06:02:28Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=e03de33c412b366f3dd45c447410dcc1df3b4b82'/>
<id>urn:sha1:e03de33c412b366f3dd45c447410dcc1df3b4b82</id>
<content type='text'>
The RZ/A1 is not part of the R-Car family, but is rather an RZ family.
Fix the naming.

Change-Id: I5f882b2467e87e534e0f1c827554e664a7d55664
Signed-off-by: Marek Vasut &lt;marek.vasut@gmail.com&gt;
Reviewed-on: http://openocd.zylin.com/5445
Tested-by: jenkins
Reviewed-by: Oleksij Rempel &lt;linux@rempel-privat.de&gt;
</content>
</entry>
<entry>
<title>target: add examine-fail event</title>
<updated>2020-03-12T09:43:55Z</updated>
<author>
<name>Tomas Vanek</name>
<email>vanekt@fbl.cz</email>
</author>
<published>2017-11-04T08:47:02Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=9f4659ae6b246bcab77d915cee288b2307a926b3'/>
<id>urn:sha1:9f4659ae6b246bcab77d915cee288b2307a926b3</id>
<content type='text'>
A configuration script may want to check the reason why examine fails
e.g. device has security lock engaged.

tcl/target/kx.cfg and klx.cfg is modified to use the new event
for testing of the security lock of Kinetis MCU

Change-Id: Id1d3a79d24e84b513f4ea35586cd2ab0437ff9b3
Signed-off-by: Tomas Vanek &lt;vanekt@fbl.cz&gt;
Reviewed-on: http://openocd.zylin.com/4289
Tested-by: jenkins
Reviewed-by: Antonio Borneo &lt;borneo.antonio@gmail.com&gt;
</content>
</entry>
<entry>
<title>Add target config for STM8S103 chip...</title>
<updated>2020-03-12T09:41:41Z</updated>
<author>
<name>Anton V. Kirilchik</name>
<email>kosmonaffft@gmail.com</email>
</author>
<published>2019-03-12T20:11:39Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=69f0105324f2fdcd0499ae07ada15d340762d061'/>
<id>urn:sha1:69f0105324f2fdcd0499ae07ada15d340762d061</id>
<content type='text'>
Change-Id: I693e5b7933fc61956010a96be57ee6eb8abd3c31
Signed-off-by: Anton V. Kirilchik &lt;kosmonaffft@gmail.com&gt;
Reviewed-on: http://openocd.zylin.com/5422
Tested-by: jenkins
Reviewed-by: Antonio Borneo &lt;borneo.antonio@gmail.com&gt;
</content>
</entry>
<entry>
<title>tcl/target: Unify Renesas R-Car JTAG reset config</title>
<updated>2020-03-09T05:59:39Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut@gmail.com</email>
</author>
<published>2020-01-15T04:42:03Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=b304971f380d89d5e934859b2c36e81c26df6eee'/>
<id>urn:sha1:b304971f380d89d5e934859b2c36e81c26df6eee</id>
<content type='text'>
Both Gen2 and Gen3 used the same init_reset{} implementation,
pull it into common file and include it from both generations.
Moreover, this behavior is SoC specific, not board specific,
so move the common init_reset into target/ directory.

Change-Id: I5489a4bff9a786da8cb7fd7a515b0c9ce9dc16e3
Signed-off-by: Marek Vasut &lt;marek.vasut@gmail.com&gt;
Reviewed-on: http://openocd.zylin.com/5400
Tested-by: jenkins
Reviewed-by: Oleksij Rempel &lt;linux@rempel-privat.de&gt;
</content>
</entry>
<entry>
<title>bluenrg-x: simplyfied the driver</title>
<updated>2020-03-07T15:31:09Z</updated>
<author>
<name>luca vinci</name>
<email>luca.vinci@st.com</email>
</author>
<published>2020-01-08T09:15:40Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=e9932ef23d4af8466e724b7603549778fb93c294'/>
<id>urn:sha1:e9932ef23d4af8466e724b7603549778fb93c294</id>
<content type='text'>
Adopted only fast algorithm for flash programming:
- write_word and write_byte methods have been removed.
- start and end write alignments have been defined.
Moved flash controller registers offsets in a common file
shared with the flash algorithm.
- the flash base address is passed to the flash algorithm
  as a parameter.
Removed unused functions

Change-Id: I80aeab3994e477044bbcf02e66d9525dae0cb491
Signed-off-by: luca vinci &lt;luca.vinci@st.com&gt;
Reviewed-on: http://openocd.zylin.com/5393
Tested-by: jenkins
Reviewed-by: Tomas Vanek &lt;vanekt@fbl.cz&gt;
Reviewed-by: Michele Sardo &lt;msmttchr@gmail.com&gt;
</content>
</entry>
<entry>
<title>bluenrg-x: added support for BlueNRG-LP device</title>
<updated>2020-03-07T15:31:02Z</updated>
<author>
<name>luca vinci</name>
<email>luca.vinci@st.com</email>
</author>
<published>2019-11-05T07:45:04Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=6bc0a77a6e1a1146c44785812595250857fc7307'/>
<id>urn:sha1:6bc0a77a6e1a1146c44785812595250857fc7307</id>
<content type='text'>
Extended bluenrg-x flash driver with BlueNRG-LP flash controller.
Changes include:
- register set for the flash controller
- made software structure prone to support more easily future devices
- updated target config file

Change-Id: I2e2dc70db32cf98c62e3a43f2e44a4600a25ac5b
Signed-off-by: luca vinci &lt;luca.vinci@st.com&gt;
Reviewed-on: http://openocd.zylin.com/5343
Tested-by: jenkins
Reviewed-by: Tomas Vanek &lt;vanekt@fbl.cz&gt;
</content>
</entry>
<entry>
<title>tcl/target: Drop old Renesas Gen2 SoC configs</title>
<updated>2020-03-03T06:49:59Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut@gmail.com</email>
</author>
<published>2020-01-07T21:53:28Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=8ce51b6a207e8cefdf5b6cb06d3c57d1cbef5a99'/>
<id>urn:sha1:8ce51b6a207e8cefdf5b6cb06d3c57d1cbef5a99</id>
<content type='text'>
Drop old Renesas Gen2 SoC configurations, as they were superseded by
the new unified config.

Change-Id: I7c2ccbdc13b01a552ce9cafdc1538f226beaa9f2
Signed-off-by: Marek Vasut &lt;marek.vasut@gmail.com&gt;
Reviewed-on: http://openocd.zylin.com/5399
Tested-by: jenkins
Reviewed-by: Oleksij Rempel &lt;linux@rempel-privat.de&gt;
</content>
</entry>
<entry>
<title>tcl/target: Switch Renesas R-Car Gen2 boards to new config</title>
<updated>2020-03-02T15:32:33Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut@gmail.com</email>
</author>
<published>2020-01-07T21:54:32Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=a01474bb4c4c43a2d10781668efa26e6774364ed'/>
<id>urn:sha1:a01474bb4c4c43a2d10781668efa26e6774364ed</id>
<content type='text'>
Switch Renesas R-Car Gen2 boards which are currently supported from
the old ad-hoc SoC configuration to the new unified configuration.

Change-Id: I8a67bceb3ae92d840ae4dbac20868c75e83f7d58
Signed-off-by: Marek Vasut &lt;marek.vasut@gmail.com&gt;
Reviewed-on: http://openocd.zylin.com/5398
Tested-by: jenkins
Reviewed-by: Oleksij Rempel &lt;linux@rempel-privat.de&gt;
</content>
</entry>
<entry>
<title>tcl/target: Add unified config for Renesas R-Car Gen2 targets</title>
<updated>2020-03-02T15:32:27Z</updated>
<author>
<name>Marek Vasut</name>
<email>marek.vasut@gmail.com</email>
</author>
<published>2020-01-07T21:49:45Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/openocd/commit/?id=3a8bffbef6afb4b7349d6340c9bae6789c05a3d3'/>
<id>urn:sha1:3a8bffbef6afb4b7349d6340c9bae6789c05a3d3</id>
<content type='text'>
Add configuration for the Renesas R-Car Generation 2 targets.
These are SoCs with Cortex A15s and A7s. All cores currently
supported by OpenOCD are supported here as well as two new
cores, M2N and V2H, for the sake of support completeness.

Change-Id: Ib6fe70a91360b4f8bd69822ee28b6dea530cfa0a
Signed-off-by: Marek Vasut &lt;marek.vasut@gmail.com&gt;
Reviewed-on: http://openocd.zylin.com/5397
Tested-by: jenkins
Reviewed-by: Oleksij Rempel &lt;linux@rempel-privat.de&gt;
</content>
</entry>
</feed>
