index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
utils
/
TableGen
Age
Commit message (
Expand
)
Author
2012-09-19
Remove code for setting the VEX L-bit as a function of operand size from the ...
Craig Topper
2012-09-19
SchedMachineModel: compress the CPU's WriteLatencyTable.
Andrew Trick
2012-09-19
Iterate deterministicaly over ClassInfo*'s
Sean Silva
2012-09-19
Iterate deterministically over register classes
Sean Silva
2012-09-19
Refactor Record* by-ID comparator to Record.h
Sean Silva
2012-09-18
Make custom operand parsing mnemonic indices use the same mnemonic table as t...
Craig Topper
2012-09-18
Use variable type for index into mnemonic table. Shrinks size of index field ...
Craig Topper
2012-09-18
Replaced ReInitMCSubtargetInfo with InitMCProcessor.
Andrew Trick
2012-09-18
comment typo
Andrew Trick
2012-09-18
TableGen subtarget emitter. Use getSchedClassIdx.
Andrew Trick
2012-09-18
TableGen subtarget emitter. Generate resolveSchedClass generated hook for res...
Andrew Trick
2012-09-18
TableGen subtarget emitter. Remove unnecessary header dependence.
Andrew Trick
2012-09-18
TableGen subtarget emitter. Initialize MCSubtargetInfo with the new machine m...
Andrew Trick
2012-09-18
Mark asm matcher conversion table as const.
Craig Topper
2012-09-18
Fix typo in comment. No functional change.
Craig Topper
2012-09-17
Backout the wrong subtarget emitter fix
Andrew Trick
2012-09-17
Fix release build after reverting
Andrew Trick
2012-09-17
Revert r164061-r164067. Most of the new subtarget emitter.
Andrew Trick
2012-09-17
InitMCProcessor
Andrew Trick
2012-09-17
comment typo
Andrew Trick
2012-09-17
TableGen subtarget emitter. Use getSchedClassIdx.
Andrew Trick
2012-09-17
TableGen subtarget emitter. Generate resolveSchedClass generated hook for res...
Andrew Trick
2012-09-17
TableGen subtarget emitter. Initialize MCSubtargetInfo with the new machine m...
Andrew Trick
2012-09-17
TableGen subtarget emitter. Format and emit data tables for the new machine m...
Andrew Trick
2012-09-17
TableGen subtarget emitter. Generate data tables for the new machine model.
Andrew Trick
2012-09-17
TableGen subtarget emitter. Emit processor resources for the new machine model.
Andrew Trick
2012-09-17
TableGen subtarget parser: Add getProcResourcesIdx().
Andrew Trick
2012-09-17
TableGen: Add initializer.
Jim Grosbach
2012-09-17
Fix typo
Michael Liao
2012-09-16
Add 'virtual' keywoards to output file for overridden functions.
Craig Topper
2012-09-16
Add 'virtual' keywoards to output file for overridden functions.
Craig Topper
2012-09-15
Fix Doxygen issues: wrap code examples in \code and use \p to refer to
Dmitri Gribenko
2012-09-15
Revert r163878 as it breaks on targets with alternate register names. Such ta...
Craig Topper
2012-09-15
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-09-15
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-09-15
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-09-14
Allow the second opcode info table to be 8, 16, or 32-bits as needed to repre...
Craig Topper
2012-09-14
Reduce size of register name index tables by using uint16_t for all in tree t...
Craig Topper
2012-09-13
AsmWriterEmitter: OpInfo2 should be unsigned 16-bit.
Manman Ren
2012-09-13
AsmWriterEmitter: increase the number of bits for OpcodeInfo from 32-bit to
Manman Ren
2012-09-13
Fix Doxygen issues:
Dmitri Gribenko
2012-09-13
Add a new compression type to ModRM table that detects when the memory modRM ...
Craig Topper
2012-09-12
TableGen: Convert an assert() to a proper diagnostic.
Jim Grosbach
2012-09-12
Fix a couple of Doxygen comment issues pointed out by -Wdocumentation.
Dmitri Gribenko
2012-09-11
Improve tblgen code cleanliness: create an unknown_class, from which the unkn...
Owen Anderson
2012-09-11
Compute a map from register names to registers, rather than scanning the list...
Owen Anderson
2012-09-11
Add TRI::getSubRegIndexLaneMask().
Jakob Stoklund Olesen
2012-09-11
Clean the sub-reg index composition maps at emission.
Jakob Stoklund Olesen
2012-09-11
Add MCRI::getNumSubRegIndices() and start checking SubRegIndex ranges.
Jakob Stoklund Olesen
2012-09-11
Change unsigned to a uint16_t in static disassembler tables to reduce the tab...
Craig Topper
[prev]
[next]