aboutsummaryrefslogtreecommitdiff
path: root/test/MC
AgeCommit message (Expand)Author
2013-02-17[XCore] Add missing u10 / lu10 instructions.Richard Osborne
2013-02-17[XCore] Add missing u6 / lu6 instructions.Richard Osborne
2013-02-16MCParser: Reject .balign with non-pow2 alignments.Benjamin Kramer
2013-02-16Derive ELF section type from the name in some cases where GNU as doesJoerg Sonnenberger
2013-02-15If bundle alignment is enabled, do not add data to a fragment with instructionsDerek Schuff
2013-02-14The ARM NEON vector compare instructions take three arguments. However, the Joel Jones
2013-02-14death to extra whitespaceKay Tiong Khoo
2013-02-14added basic support for Intel ADX instructionsKay Tiong Khoo
2013-02-14Revert r15266. This fixes llvm.org/pr15266.Rafael Espindola
2013-02-14Make ARMAsmParser accept the correct alignment specifier syntax in instructions.Kristof Beyls
2013-02-12[ms-inline asm] Add support for lexing binary integers with a [bB] suffix.Chad Rosier
2013-02-12added test cases for r174920 (prefetch disassembly)Kay Tiong Khoo
2013-02-12[ms-inline asm] Add support for lexing hexidecimal integers with a [hH] suffix.Chad Rosier
2013-02-11*fixed disassembly of some i386 system insts with intel syntaxKay Tiong Khoo
2013-02-11AArch64: Undo change to how test was runTim Northover
2013-02-11Make use of DiagnosticType to provide better AArch64 diagnostics.Tim Northover
2013-02-07[mips] Add definition of JALR instruction which has two register operands. Ch...Akira Hatanaka
2013-02-06Add AArch64 CRC32 instructionsTim Northover
2013-02-06Add icache prefetch operations to AArch64Tim Northover
2013-02-05[MC] Bundle alignment: Invalidate relaxed fragmentsDerek Schuff
2013-02-05This patch that sets the Mips ELF header flag for Jack Carter
2013-02-05This patch that sets the EmitAlias flag in td files Jack Carter
2013-02-01Add explicit triples to AArch64 testsTim Northover
2013-01-31[MC] bundle alignment: prevent padding instructions from crossing bundle boun...Derek Schuff
2013-01-31Add AArch64 as an experimental target.Tim Northover
2013-01-30Add a special ARM trap encoding for NaCl.Eli Bendersky
2013-01-30This patch implements runtime ARM specificJack Carter
2013-01-30This patch implements runtime Mips specificJack Carter
2013-01-30This patch reworks how llvm targets set Jack Carter
2013-01-29[MC][COFF] Delay handling symbol aliases when writingMichael J. Spencer
2013-01-29Merge SSE and AVX shuffle instructions in the comment printer.Craig Topper
2013-01-28Fix 256-bit PALIGNR comment decoding to understand that it works on independe...Craig Topper
2013-01-27[XCore] Add missing l2rus instructions.Richard Osborne
2013-01-27[XCore] Add missing l2r instructions.Richard Osborne
2013-01-27[XCore] Add missing 1r instructions.Richard Osborne
2013-01-27[XCore] Add missing 0r instructions.Richard Osborne
2013-01-26X86: Decode PALIGN operands so I don't have to do it in my head.Benjamin Kramer
2013-01-25Add instruction encodings / disassembly support for l4r instructions.Richard Osborne
2013-01-25Now that llvm-dwarfdump supports flags to specify which DWARF section to dump,Eli Bendersky
2013-01-25Add instruction encodings / disassembly support for l5r instructions.Richard Osborne
2013-01-25This patch implements parsing the .wordJack Carter
2013-01-23Add instruction encodings / disassembly support for l6r instructions.Richard Osborne
2013-01-22Add instruction encodings / disassembly support for u10 / lu10 instructions.Richard Osborne
2013-01-22Add a warning when there is a macro defintion that has named parameters butKevin Enderby
2013-01-22Have the integrated assembler give an error if $1 is used as an identifier inKevin Enderby
2013-01-22Add forgotten test case for the x32 commitEli Bendersky
2013-01-22X86: Make sure we account for the FMA4 register immediate value, otherwise ri...Benjamin Kramer
2013-01-22[MC/Mach-O] Load commands are supposed to 8-byte aligned on 64-bit.Daniel Dunbar
2013-01-21Add instruction encodings / disassembly support for u6 / lu6 instructions.Richard Osborne
2013-01-21Add instruction encoding / disassembly support for ru6 / lru6 instructions.Richard Osborne
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-11-30 00:45:36 +0000