aboutsummaryrefslogtreecommitdiff
path: root/test/MC/ARM
AgeCommit message (Expand)Author
2013-03-19Fix pr13145 - Naming a function like a register name confuses the asm parser.Chad Rosier
2013-02-27ARM: permit full range of valid ADR immediates.Tim Northover
2013-02-23ARM: Convenience aliases for 'srs*' instructions.Jim Grosbach
2013-02-22Make ARMAsmPrinter generate the correct alignment specifier syntax in instruc...Kristof Beyls
2013-02-15If bundle alignment is enabled, do not add data to a fragment with instructionsDerek Schuff
2013-02-14The ARM NEON vector compare instructions take three arguments. However, the Joel Jones
2013-02-14Make ARMAsmParser accept the correct alignment specifier syntax in instructions.Kristof Beyls
2013-01-30Add a special ARM trap encoding for NaCl.Eli Bendersky
2013-01-30This patch implements runtime ARM specificJack Carter
2013-01-30This patch reworks how llvm targets set Jack Carter
2013-01-07Add some additional tests for the .bundle_lock align_to_end feature that didn'tEli Bendersky
2013-01-07Add the align_to_end option to .bundle_lock in the MC implementation of alignedEli Bendersky
2012-12-20Tests for the aligned bundling support added in r170718Eli Bendersky
2012-12-14Make sure the alternate PC+imm syntax of LDR instruction with a smallKevin Enderby
2012-12-11revert the test changeHao Liu
2012-12-11A newbie try a test commitHao Liu
2012-12-07Added Mapping Symbols for ARM ELFTim Northover
2012-11-10Convert an improper CodeGen test to a MC test.Evan Cheng
2012-10-30ARM: Better disassembly for pc-relative LDR.Jim Grosbach
2012-10-29Fix ARM's b.w instruction for thumb 2 and the encoding T4. The branch targetKevin Enderby
2012-10-10Test case for r165480.Craig Topper
2012-09-25ARM: 'add Rd, pc, #imm' is an alias for 'adr Rd, #imm'.Jim Grosbach
2012-09-22Fix edge cases of ARM shift operands in arith instructions.Tim Northover
2012-09-22Fix the handling of edge cases in ARM shifted operands.Tim Northover
2012-08-02Support fpv4 for ARM Cortex-M4.Jiangning Liu
2012-08-02Fix #13035, a bug around Thumb instruction LDRD/STRD with negative #0 offset ...Jiangning Liu
2012-08-02Fix #13138, a bug around ARM instruction DSB encoding and decoding issue.Jiangning Liu
2012-08-02Fix #13241, a bug around shift immediate operand for ARM instruction ADR.Jiangning Liu
2012-07-10Fix instruction description of VMOV (between two ARM core registers and two s...Richard Barton
2012-07-09Revert r159938 (and r159945) to appease the buildbots.Chad Rosier
2012-07-09Fix instruction description of VMOV (between two ARM core registers and two s...Richard Barton
2012-07-09Prevent ARM assembler from losing a right shift by #32 applied to a registerRichard Barton
2012-07-09Teach the assembler to use the narrow thumb encodings of various three-regist...Richard Barton
2012-06-27Teach assembler to handle capitalised operation values for DSB instructionsRichard Barton
2012-06-22ARM: Add a better diagnostic for some out of range immediates.Jim Grosbach
2012-06-19Have ARM ELF use correct reloc for "b" instr.Jan Wen Voung
2012-06-18ARM: Define generic HINT instruction.Jim Grosbach
2012-06-15Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,Kevin Enderby
2012-06-14Replace assertion failure for badly formatted CPS instrution with error message.Richard Barton
2012-05-18Refactor data-in-code annotations.Jim Grosbach
2012-05-17Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missingKevin Enderby
2012-05-11Fixed the LLVM ARM v7 assembler and instruction printer for 8-bit immediate o...Silviu Baranga
2012-05-03Fix issues with the ARM bl and blx thumb instructions and the J1 and J2 bitsKevin Enderby
2012-05-02ARM: Add missing two-operand VBIC aliases.Jim Grosbach
2012-05-02Disallow YIELD and other allocated nop hints in pre-ARMv6 architectures.Richard Barton
2012-05-01ARM: Add a few missing add->sub aliases w/ 'w' suffix.Jim Grosbach
2012-05-01ARM: allow vanilla expressions for movw/movt.Jim Grosbach
2012-04-27ARM: Thumb add(sp plus register) asm constraints.Jim Grosbach
2012-04-27Fix ARM assembly parsing for upper case condition codes on IT instructions.Richard Barton
2012-04-26Specify cpu to unbreak tests.Evan Cheng