| Age | Commit message (Expand) | Author |
|---|---|---|
| 2011-09-26 | Convert more tests to new atomic instructions. | Eli Friedman |
| 2011-07-07 | Change some ARM subtarget features to be single bit yes/no in order to sink t... | Evan Cheng |
| 2010-11-09 | Do not use MEMBARRIER_MCR for any Thumb code. | Bob Wilson |
| 2010-10-30 | Overhaul memory barriers in the ARM backend. Radar 8601999. | Bob Wilson |
| 2010-08-11 | Fix test and re-enable it. | Evan Cheng |
| 2010-08-11 | Temporarily disable some failing tests, until they can be | Dan Gohman |
| 2010-08-11 | Add ARM Archv6M and let it implies FeatureDB (having dmb, etc.) | Evan Cheng |
| 2010-08-11 | Add Cortex-M0 support. It's a ARMv6m device (no ARM mode) with some 32-bit | Evan Cheng |
| 2010-08-11 | - Add subtarget feature -mattr=+db which determine whether an ARM cpu has the | Evan Cheng |
 |
index : llvm | |
| http://llvm.org | git repository hosting |
| aboutsummaryrefslogtreecommitdiff |