aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM
AgeCommit message (Expand)Author
2010-10-28Revert 117518 and 117519 for now. They changed scheduling and cause MC tests ...Evan Cheng
2010-10-28- Assign load / store with shifter op address modes the right itinerary classes.Evan Cheng
2010-10-27Shifter ops are not always free. Do not fold them (especially to formEvan Cheng
2010-10-27SelectionDAG shuffle nodes do not allow operands with different numbers ofBob Wilson
2010-10-26FileCheck'izeJim Grosbach
2010-10-26When the "true" and "false" blocks of a diamond if-conversion are the same,Bob Wilson
2010-10-25Add support for emitting ARM file attributes.Rafael Espindola
2010-10-22tidy upJim Grosbach
2010-10-22Remove duplicate test.Jim Grosbach
2010-10-22tidy up.Jim Grosbach
2010-10-22FileCheck-ize a few tests.Jim Grosbach
2010-10-21putback r116983 and fix simple-fp-encoding.ll testsAndrew Trick
2010-10-21Revert r116983, which is breaking all the buildbots.Owen Anderson
2010-10-21Add missing scheduling itineraries for transfers between core registers and V...Evan Cheng
2010-10-19Re-enable register pressure aware machine licm with fixes. Hoist() may haveEvan Cheng
2010-10-19Revert r116781 "- Add a hook for target to determine whether an instruction defDaniel Dunbar
2010-10-19- Add a hook for target to determine whether an instruction def isEvan Cheng
2010-10-19Support alignment for NEON vld-lane and vst-lane instructions.Bob Wilson
2010-10-18Revert r116220 - thus turning arm fast isel back on by default.Eric Christopher
2010-10-15ARM instructions that are both predicated and set the condition codesBob Wilson
2010-10-14Refactor the MOVsr[al]_flag and RRX pseudo-instructions to really be pseudosJim Grosbach
2010-10-14Tweak the ARM backend to use the RRX mnemonic instead of the 'mov a, b, rrx'Jim Grosbach
2010-10-11Found a bug turning this on by default. Disable again for now.Eric Christopher
2010-10-11Remove now non-existent option.Eric Christopher
2010-10-09Correct some load / store instruction itinerary mistakes:Evan Cheng
2010-10-09Simplify test and move into a generic "crash" ll file.Bill Wendling
2010-10-09Check to make sure that the iterator isn't at the beginning of the basic blockBill Wendling
2010-10-08Change register allocation order for ARM VFP and NEON registers to put theBob Wilson
2010-10-07Allow use of the 16-bit literal move instruction in CMOVs for ARM mode.Jim Grosbach
2010-10-06- Add TargetInstrInfo::getOperandLatency() to compute operand latencies. ThisEvan Cheng
2010-09-30Try again to disable critical edge splitting in CodeGenPrepare.Jakob Stoklund Olesen
2010-09-30Tiny patch for proof-of-concept cleanup of ARMAsmPrinter::EmitStartOfAsmFile()Jason W Kim
2010-09-29Increase ARM APCS preferred alignment for i64 and f64 from 32 bits to 64 bits.Bob Wilson
2010-09-29do not compare actual branch labels; this may fix llvm-gcc-x86_64-darwin10-cr...Gabor Greif
2010-09-29improve heuristics to find the 'and' corresponding to 'tst' to also catch opp...Gabor Greif
2010-09-28Add a subtarget hook for reporting the misprediction penalty. Use this to pro...Owen Anderson
2010-09-28User proper libcall names & condcodes while compiling for ARM EABI.Anton Korobeynikov
2010-09-28Part one of switching to using a more sane heuristic for determining if-conve...Owen Anderson
2010-09-28Add a command line option "-arm-strict-align" to disallow unaligned memoryBob Wilson
2010-09-27Revert "Disable codegen prepare critical edge splitting. Machine instruction ...Jakob Stoklund Olesen
2010-09-27Explicitly disable CGP critical edge splitting for this test so it won't breakJakob Stoklund Olesen
2010-09-27Don't depend on basic block numbering.Jakob Stoklund Olesen
2010-09-24Enable code placement optimization pass for ARM.Evan Cheng
2010-09-23Set alignment operand for NEON VST instructions.Bob Wilson
2010-09-23Set alignment operand for NEON VLD instructions.Bob Wilson
2010-09-23Disable codegen prepare critical edge splitting. Machine instruction passes nowEvan Cheng
2010-09-21OptimizeCompareInstr should avoid iterating pass the beginning of the MBB whe...Evan Cheng
2010-09-20Simplify ARM callee-saved register handling by removing the distinctionJim Grosbach
2010-09-17Add target-specific DAG combiner for BUILD_VECTOR and VMOVRRD. An i64Bob Wilson
2010-09-17Teach the (non-MC) instruction printer to use the cannonical names for push/pop,Jim Grosbach