aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2013-03-25Annotate shifts and rotates with SchedRW lists.Jakob Stoklund Olesen
2013-03-25X86DisassemblerDecoder.c: Make this C89-compliant.NAKAMURA Takumi
2013-03-25Whitespace.NAKAMURA Takumi
2013-03-25Fix comment.Akira Hatanaka
2013-03-25Use direct types in PowerPC instruction patterns.Ulrich Weigand
2013-03-25Use direct types in PowerPC Pat patterns.Ulrich Weigand
2013-03-25x86 -- add the XTEST instructionDave Zarzycki
2013-03-25x86 -- disassemble the REP/REPNE prefix when neededDave Zarzycki
2013-03-25Remove assert. There may be target-dependent attributes left.Bill Wendling
2013-03-25[arm load/store optimizer] When trying to merge a base update load/store, makeChad Rosier
2013-03-24[NVPTX] Fix handling of vector argumentsJustin Holewinski
2013-03-24Clean up Sparc patterns.Jakob Stoklund Olesen
2013-03-24Give Sparc instruction patterns direct types instead of register classes.Jakob Stoklund Olesen
2013-03-23PPC ZERO register needs a register number of 0.Hal Finkel
2013-03-23Note in PPCFunctionInfo VRSAVE spillsHal Finkel
2013-03-23MCize the bcl instruction in PPCAsmPrinterHal Finkel
2013-03-23Use direct types in Sparc def : Pat patterns.Jakob Stoklund Olesen
2013-03-23Cleanup some unused reg. scavenger parameters in PPCRegisterInfoHal Finkel
2013-03-23Remove dead PPC LR spilling codeHal Finkel
2013-03-22Allow the register scavenger to spill multiple registersHal Finkel
2013-03-22Hexagon: Add and enable memops setbit, clrbit, &,|,+,- for byte, short, and w...Jyotsna Verma
2013-03-22Remove ABI-duplicated call instruction patterns.Ulrich Weigand
2013-03-22Rename memrr ptrreg and offreg components.Ulrich Weigand
2013-03-22Fix swapped BasePtr and Offset in pre-inc memory addresses.Ulrich Weigand
2013-03-22Tighten iaddroff ComplexPattern.Ulrich Weigand
2013-03-22Remove the xaddroff ComplexPattern.Ulrich Weigand
2013-03-22R600: Use legacy (0 * anything = 0) MUL instructions for pow intrinsicsMichel Danzer
2013-03-22Fix the invalid opcode for Mips branch instructions in the assemblerJack Carter
2013-03-22This patch that enables the Mips assembler to use symbols for offset for inst...Jack Carter
2013-03-21Remove the G8RC_NOX0_and_GPRC_NOR0 PPC register classHal Finkel
2013-03-21Fix a register-class comparison bug in PPCCTRLoopsHal Finkel
2013-03-21This patch enables the Mips .set directive to define aliasesJack Carter
2013-03-21Implement builtin_{setjmp/longjmp} on PPCHal Finkel
2013-03-21Add support for spilling VRSAVE on PPCHal Finkel
2013-03-21Correct PPC FRAMEADDR lowering using a pseudo-registerHal Finkel
2013-03-21Avoid NEON SP-FP unless unsafe-math or DarwinRenato Golin
2013-03-21Add a WriteMicrocoded for ancient microcoded instructions.Jakob Stoklund Olesen
2013-03-20Model prefetches and barriers as loads.Jakob Stoklund Olesen
2013-03-20Add a catch-all WriteSystem SchedWrite type.Jakob Stoklund Olesen
2013-03-20Annotate the remaining SSE MOV instructions.Jakob Stoklund Olesen
2013-03-20Annotate SSE horizontal and integer instructions.Jakob Stoklund Olesen
2013-03-20Correct cost model for vector shift on AVX2Michael Liao
2013-03-20Add some missing SSE annotations.Jakob Stoklund Olesen
2013-03-20Annotate remaining IIC_BIN_* instructions.Jakob Stoklund Olesen
2013-03-20Fix PR15296Michael Liao
2013-03-20Mark all variable shifts needing customizingMichael Liao
2013-03-20Move scalar immediate shift lowering into a dedicated funcMichael Liao
2013-03-19Fix pr13145 - Naming a function like a register name confuses the asm parser.Chad Rosier
2013-03-19Annotate various null idioms with SchedRW lists.Jakob Stoklund Olesen
2013-03-19Annotate SSE float conversions with SchedRW lists.Jakob Stoklund Olesen