aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2010-11-10Simplify and clean up MC symbol lookup for ARM constant pool values. This fixesJim Grosbach
2010-11-10Update ARMConstantPoolValue to not use a modifier string. Use an explicitJim Grosbach
2010-11-10Add clo instruction. Patch by Akira Hatanaka (ahatanaka@mips.com) with some m...Bruno Cardoso Lopes
2010-11-10Emit a '!' if this is a "writeback" register or memory address.Bill Wendling
2010-11-10Rename a parameter to avoid confusion with a local variableMatt Beaumont-Gay
2010-11-09Emit the warning about the register list not being in ascending order only once.Bill Wendling
2010-11-09s/std::vector/SmallVector/Bill Wendling
2010-11-09Delete the allocated vector.Bill Wendling
2010-11-09Define the subtarget feature for the architecture version,Bob Wilson
2010-11-09Do not use MEMBARRIER_MCR for any Thumb code.Bob Wilson
2010-11-09Two types of instructions have register lists:Bill Wendling
2010-11-09Change the ARMConstantPoolValue modifier string to an enumeration. This willJim Grosbach
2010-11-09Handle ARM constant pool values that need an explicit reference to the '.'Jim Grosbach
2010-11-09add a case we fail to devirt.Chris Lattner
2010-11-09Trailing whitespace.Jim Grosbach
2010-11-09Further MCize ARM constant pool values. This allows basic PIC references forJim Grosbach
2010-11-09Add encoding of Rt to ARM LDR/STR w/ reg+reg offset encoding.Jim Grosbach
2010-11-09For ARM load/store instructions, encode [reg+reg] with no shifter immediate asJim Grosbach
2010-11-09ARM .word data fixups don't need an adjustment.Jim Grosbach
2010-11-09Fix trailing whitespace and style, no functionality changeBruno Cardoso Lopes
2010-11-09Add encoder method for ARM load/store shifted register offset operands.Jim Grosbach
2010-11-09Add support for a few simple fixups to the ARM Darwin asm backend. This allowsJim Grosbach
2010-11-09Revert r118457 and r118458. These won't hold for GPRs.Bill Wendling
2010-11-08Get the register and count from the register list operands.Bill Wendling
2010-11-08reglist has two operands.Bill Wendling
2010-11-08The "addRegListOperands()" function returns the start register and the totalBill Wendling
2010-11-08Add support for ARM's specialized vector-compare-against-zero instructions.Owen Anderson
2010-11-08Initial support for Mips32 and Mips32r2. Patch contributed by Akira Hatanaka ...Bruno Cardoso Lopes
2010-11-08Add "write back" bit encoding.Bill Wendling
2010-11-08Fix PR8211Bruno Cardoso Lopes
2010-11-08Adding working version of assembly parser for the MBlaze backendWesley Peck
2010-11-08Revert 118422 in search of bot verdancy.Dale Johannesen
2010-11-08Support -mcpu=cortex-a8 in ARM attributes - Has Fixme. 1 Test modified.Jason W Kim
2010-11-08Complete listing of ARM/MC/ELF relocation enumsJason W Kim
2010-11-08Add generating function declaration for PTXChe-Liang Chiou
2010-11-08Add physical register counting functionsChe-Liang Chiou
2010-11-08Add a dummy PTXMCAsmStreamer classChe-Liang Chiou
2010-11-08Make RegList an ASM operand so that TableGen will generate code for it. This isBill Wendling
2010-11-08Revert.Bill Wendling
2010-11-07Fix a README item: when doing a comparison with the resultDuncan Sands
2010-11-07In this context, a reglist is a reg.Bill Wendling
2010-11-06implement aliases for div/idiv that have an explicit A register operand,Chris Lattner
2010-11-06Add support for parsing register lists. We can't use a bitfield to keep track ofBill Wendling
2010-11-06add aliases for movs between seg registers and mem. There are multipleChris Lattner
2010-11-06move the "sh[lr]d op,op" -> "shld $1, op,op" aliases to the .td file.Chris Lattner
2010-11-06Return the base register of a register list for the "getReg()" method. This isBill Wendling
2010-11-06work-in-progressChris Lattner
2010-11-06General cleanup:Bill Wendling
2010-11-06go to great lengths to work around a GAS bug my previous patchChris Lattner
2010-11-06rework the rotate-by-1 instructions to be defined like theChris Lattner