index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
XCore
Age
Commit message (
Expand
)
Author
2011-07-14
Rename createAsmInfo to createMCAsmInfo and move registration code to MCTarge...
Evan Cheng
2011-07-14
Next round of MC refactoring. This patch factor MC table instantiations, MC
Evan Cheng
2011-07-14
Update XCoreRegisterInfo::eliminateFrameIndex() to handle DBG_VALUE
Richard Osborne
2011-07-11
- Eliminate MCCodeEmitter's dependency on TargetMachine. It now uses MCInstrInfo
Evan Cheng
2011-07-09
Change createAsmParser to take a MCSubtargetInfo instead of triple,
Evan Cheng
2011-07-08
Eliminate asm parser's dependency on TargetMachine:
Evan Cheng
2011-07-07
Compute feature bits at time of MCSubtargetInfo initialization.
Evan Cheng
2011-07-01
Rename XXXGenSubtarget.inc to XXXGenSubtargetInfo.inc for consistency.
Evan Cheng
2011-07-01
Rename TargetSubtarget to TargetSubtargetInfo for consistency.
Evan Cheng
2011-07-01
- Added MCSubtargetInfo to capture subtarget features and scheduling
Evan Cheng
2011-07-01
Hide the call to InitMCInstrInfo into tblgen generated ctor.
Evan Cheng
2011-06-30
Fix the ridiculous SubtargetFeatures API where it implicitly expects CPU name to
Evan Cheng
2011-06-29
Move XCore from getRegClassForInlineAsmConstraint to
Eric Christopher
2011-06-28
Move CallFrameSetupOpcode and CallFrameDestroyOpcode to TargetInstrInfo.
Evan Cheng
2011-06-28
Hide more details in tablegen generated MCRegisterInfo ctor function.
Evan Cheng
2011-06-28
Merge XXXGenRegisterNames.inc into XXXGenRegisterInfo.inc
Evan Cheng
2011-06-27
Merge XXXGenRegisterDesc.inc XXXGenRegisterNames.inc XXXGenRegisterInfo.h.inc
Evan Cheng
2011-06-24
Fix cmake build.
Rafael Espindola
2011-06-24
Starting to refactor Target to separate out code that's needed to fully describe
Evan Cheng
2011-06-19
Fix a FIXME by making GlobalVariable::getInitializer() return a
Jay Foad
2011-06-15
Use set operations instead of plain lists to enumerate register classes.
Jakob Stoklund Olesen
2011-06-09
Remove custom allocation order boilerplate that is no longer needed.
Jakob Stoklund Olesen
2011-06-08
Add a parameter to CCState so that it can access the MachineFunction.
Eric Christopher
2011-06-02
Flag unallocatable register classes instead of giving them empty
Jakob Stoklund Olesen
2011-05-31
Fix 80 column violations.
Richard Osborne
2011-05-31
Add XCore intrinsic for crc8.
Richard Osborne
2011-05-31
Add XCore intrinsic for crc32.
Richard Osborne
2011-05-30
Use the dwarf->llvm mapping to print register names in the cfi
Rafael Espindola
2011-05-25
Replace the -unwind-tables option with a per function flag. This is more
Rafael Espindola
2011-05-24
Remove dead code.
Devang Patel
2011-05-06
Make the logic for determining function alignment more explicit. No function...
Eli Friedman
2011-04-23
Remove unused STL header includes.
Jay Foad
2011-04-15
Fix a ton of comment typos found by codespell. Patch by
Chris Lattner
2011-03-31
Add XCore intrinsics for initializing / starting / synchronizing threads.
Richard Osborne
2011-03-17
Add XCore intrinsic for setpsc.
Richard Osborne
2011-03-16
Add XCore intrinsics for setclk, setrdy.
Richard Osborne
2011-03-16
Add checkevent intrinsic to check if any resources owned by the current thread
Richard Osborne
2011-03-15
Don't indent cases in a switch, no functionality change.
Richard Osborne
2011-03-15
On the XCore the scavenging slot should be closest to the SP.
Richard Osborne
2011-03-15
Add XCore intrinsics for getps, setps, setsr and clrsr.
Richard Osborne
2011-02-25
Allow targets to specify a the type of the RHS of a shift parameterized on th...
Owen Anderson
2011-02-24
Add XCore intrinsic for eeu instruction.
Richard Osborne
2011-02-23
Add XCore intrinsic for clre instruction.
Richard Osborne
2011-02-23
Add llvm.xcore.waitevent intrinsic. The effect of this intrinsic is to enable
Richard Osborne
2011-02-23
Add XCore intrinsic for the setv instruction.
Richard Osborne
2011-02-23
Fix format for setc instruction.
Richard Osborne
2011-02-23
Add XCore intrinsic for settw instruction.
Richard Osborne
2011-02-21
Add XCore intrinsics for various instructions on ports.
Richard Osborne
2011-02-20
Use explicit add_subdirectory's for LLVM target sublibraries instead
Oscar Fuentes
2011-02-16
Swap VT and DebugLoc operands of getExtLoad() for consistency with
Stuart Hastings
[prev]
[next]