index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
X86
/
X86ScheduleAtom.td
Age
Commit message (
Expand
)
Author
2013-01-09
MIsched: add an ILP window property to machine model.
Andrew Trick
2012-07-07
I'm introducing a new machine model to simultaneously allow simple
Andrew Trick
2012-06-05
X86 itinerary properties.
Andrew Trick
2012-06-05
whitespace
Andrew Trick
2012-05-11
Added X86 Atom latencies to X86InstrMMX.td.
Preston Gurd
2012-05-10
Added X86 Atom latencies for instructions in X86InstrInfo.td.
Preston Gurd
2012-05-04
Adds Intel Atom scheduling latencies to X86InstrSystem.td.
Preston Gurd
2012-05-02
This patch continues the work of adding instruction latencies for X86 Atom,
Preston Gurd
2012-03-19
This patch adds X86 instruction itineraries for non-pseudo opcodes in
Preston Gurd
2012-02-29
Intel Atom instruction itineraries for mov sign extension and mov zero extens...
Andrew Trick
2012-02-27
This patch adds instruction latencies for the SSE instructions
Preston Gurd
2012-02-18
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...
Jia Liu
2012-02-01
Instruction scheduling itinerary for Intel Atom.
Andrew Trick