aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/Target.td
AgeCommit message (Expand)Author
2008-01-06rename isLoad -> isSimpleLoad due to evan's desire to have such a predicate.Chris Lattner
2008-01-06rename isStore -> mayStore to more accurately reflect what it captures.Chris Lattner
2007-12-29Remove attribution from file headers, per discussion on llvmdev.Chris Lattner
2007-12-17As per feedback, revised comments to (hopefully) make the different side effectBill Wendling
2007-12-14Add flags to indicate that there are "never" side effects or that there "may be"Bill Wendling
2007-12-12Implicit def instructions, e.g. X86::IMPLICIT_DEF_GR32, are always re-materia...Evan Cheng
2007-11-12Add a flag for indirect branch instructions.Owen Anderson
2007-11-11Clarify the meaning of '-2' register numberAnton Korobeynikov
2007-11-11Use TableGen to emit information for dwarf register numbers. Anton Korobeynikov
2007-09-19Add CopyCost to TargetRegisterClass. This specifies the cost of copying a valueEvan Cheng
2007-09-11Remove (somewhat confusing) Imp<> helper, use let Defs = [], Uses = [] instead.Evan Cheng
2007-07-26Add target independent MachineInstr's to represent subreg insert/extract in M...Christopher Lamb
2007-07-21No more noResults.Evan Cheng
2007-07-19Change instruction description to split OperandList into OutOperandList andEvan Cheng
2007-07-10Remove clobbersPred.Evan Cheng
2007-07-06Do away with ImmutablePredicateOperand.Evan Cheng
2007-07-06Add OptionalDefOperand to stand for optionally defined result.Evan Cheng
2007-07-05- Added zero_reg def to stand for register 0.Evan Cheng
2007-06-26Revert the earlier change that removed the M_REMATERIALIZABLE machineDan Gohman
2007-06-19Replace M_REMATERIALIZIBLE and the newly-added isOtherReMaterializableLoadDan Gohman
2007-06-19Replace TargetInstrInfo::CanBeDuplicated() with a M_NOT_DUPLICABLE bit.Evan Cheng
2007-06-13Add support to tablegen for specifying subregister classes on a per register ...Christopher Lamb
2007-06-06Added clobbersPred.Evan Cheng
2007-05-16Added isPredicable bit to class Instruction.Evan Cheng
2007-05-08PredicateOperand can be used as a normal operand for isel.Evan Cheng
2007-05-04Add an "implies" field to features. This indicates that, if the currentBill Wendling
2007-05-03expose HonorSignDependentRoundingFPMathOption to .td filesChris Lattner
2007-05-01llvm bug #1350, parts 1, 2, and 3.Nate Begeman
2007-04-20Add sub-registers sets.Evan Cheng
2007-03-19Added isReMaterializable.Evan Cheng
2007-02-27Add calling convention infoChris Lattner
2007-02-20Fix typos in comments.Dan Gohman
2007-01-26Make LABEL a builtin opcode.Jim Laskey
2007-01-12Comment.Evan Cheng
2006-11-15add a new field needed by the code emitter generator.Chris Lattner
2006-11-03initial steps to getting the predicate on PPC::BLR right.Chris Lattner
2006-11-03remove dead varChris Lattner
2006-11-01Add constraints to Instruction class.Evan Cheng
2006-10-12Move the Imp tblgen class from the X86 backend to common code.Chris Lattner
2006-07-19Add code size to target instruction use it as the 3rd isel sorting tie-breaker.Evan Cheng
2006-05-18Added a Flags field to TargetOperandInfo. Currently the only flag isEvan Cheng
2006-05-18Remove CalleeSavedRegisters from class Target.Evan Cheng
2006-05-17Remove PointerType from class TargetEvan Cheng
2006-05-16Replace "../whatever.td" with "whatever.td", so that out-of-tree backendsVladimir Prus
2006-05-15Improve comment, patch provided by Vladimir Prus!Chris Lattner
2006-05-14Update comment.Chris Lattner
2006-05-01Put PHI/INLINEASM into the correct namespace.Chris Lattner
2006-04-19Renamed AddedCost to AddedComplexity.Evan Cheng
2006-04-19Allow "let AddedCost = n in" to increase pattern complexity.Evan Cheng
2006-03-24Add support for dwarf register numbering.Jim Laskey