aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/R600/SIInstructions.td
AgeCommit message (Expand)Author
2013-02-21R600/SI: inline V_ADD|SUB_F32 patternsChristian Konig
2013-02-21R600/SI: replace IMPLICIT_DEF with SIOperand.ZEROChristian Konig
2013-02-21R600/SI: replace SI_V_CNDLT with a patternChristian Konig
2013-02-21R600/SI: use patterns for clamp, fabs, fnegChristian Konig
2013-02-21R600/SI: add all the other missing asm operands v2Christian Konig
2013-02-21R600/SI: simplify VOPC_* pattern v2Christian Konig
2013-02-21R600/SI: Make sure M0 is loaded for V_INTERP_MOV_F32Michel Danzer
2013-02-18R600/SI: Use MULADD_IEEE/V_MAD_F32 instruction for mad patternVincent Lejeune
2013-02-16R600/SI: Add pattern to simplify i64 loadingChristian Konig
2013-02-16R600/SI: nuke SReg_1 v3Christian Konig
2013-02-16R600/SI: cleanup literal handling v3Christian Konig
2013-02-16R600/SI: replace AllReg_* with [SV]Src_* v2Christian Konig
2013-02-14R600/SI: Fix int_SI_fs_interp_constantMichel Danzer
2013-02-07R600/SI: Add pattern for mul.Tom Stellard
2013-02-07R600/SI: simplify and fix SMRD encodingTom Stellard
2013-02-07R600/SI: add proper 64bit immediate support v2Tom Stellard
2013-02-07R600/SI: Use proper instructions for array/shadow samplers.Tom Stellard
2013-02-07R600/SI: Make sample intrinsic address parameter type overloaded.Tom Stellard
2013-02-07R600/SI: Add basic support for more integer vector types.Tom Stellard
2013-02-07R600/SI: Add pattern for flog2Michel Danzer
2013-02-07R600: Consolidate sub register indices.Tom Stellard
2013-02-05R600/SI: Add patterns for fcos and fsin.Tom Stellard
2013-01-21R600/SI: Use unnormalized coordinates for sampling with the RECT target.Tom Stellard
2013-01-21R600/SI: Take target parameter for sample intrinsics.Tom Stellard
2013-01-18R600: Optimize and cleanup KILL on SITom Stellard
2012-12-19R600: New control flow for SI v2Tom Stellard
2012-12-17R600: enable S_*N2_* instructionsTom Stellard
2012-12-11Add R600 backendTom Stellard