aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/PowerPC
AgeCommit message (Expand)Author
2011-07-20- Move CodeModel from a TargetMachine global option to MCCodeGenInfo.Evan Cheng
2011-07-19Introduce MCCodeGenInfo, which keeps information that can affect codegenEvan Cheng
2011-07-18Move getInitialFrameState from TargetFrameInfo to MCAsmInfo (suggestions forEvan Cheng
2011-07-18Sink getDwarfRegNum, getLLVMRegNum, getSEHRegNum from TargetRegisterInfo downEvan Cheng
2011-07-18land David Blaikie's patch to de-constify Type, with a few tweaks.Chris Lattner
2011-07-15Move some parts of TargetAsmInfo down to MCAsmInfo. This is not the greatestEvan Cheng
2011-07-14Rename createAsmInfo to createMCAsmInfo and move registration code to MCTarge...Evan Cheng
2011-07-14Next round of MC refactoring. This patch factor MC table instantiations, MCEvan Cheng
2011-07-11Most MCCodeEmitter's don't meed MCContext.Evan Cheng
2011-07-11- Eliminate MCCodeEmitter's dependency on TargetMachine. It now uses MCInstrInfoEvan Cheng
2011-07-09Change createAsmParser to take a MCSubtargetInfo instead of triple,Evan Cheng
2011-07-08Add an intrinsic and codegen support for fused multiply-accumulate. The intentCameron Zwarich
2011-07-08Eliminate asm parser's dependency on TargetMachine:Evan Cheng
2011-07-07Compute feature bits at time of MCSubtargetInfo initialization.Evan Cheng
2011-07-06createMCInstPrinter doesn't need TargetMachine anymore.Evan Cheng
2011-07-04Remove accidentaly left node from previous iteration of the patch.Roman Divacky
2011-07-03Make the i64 and f64 be 64bit ABI aligned in the target description.Roman Divacky
2011-07-01Rename XXXGenSubtarget.inc to XXXGenSubtargetInfo.inc for consistency.Evan Cheng
2011-07-01Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng
2011-07-01- Added MCSubtargetInfo to capture subtarget features and schedulingEvan Cheng
2011-07-01Hide the call to InitMCInstrInfo into tblgen generated ctor.Evan Cheng
2011-06-30Fix the ridiculous SubtargetFeatures API where it implicitly expects CPU name toEvan Cheng
2011-06-29Sink SubtargetFeature and TargetInstrItineraries (renamed MCInstrItineraries)...Evan Cheng
2011-06-28Move CallFrameSetupOpcode and CallFrameDestroyOpcode to TargetInstrInfo.Evan Cheng
2011-06-28Hide more details in tablegen generated MCRegisterInfo ctor function.Evan Cheng
2011-06-28Merge XXXGenRegisterNames.inc into XXXGenRegisterInfo.incEvan Cheng
2011-06-28- Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo andEvan Cheng
2011-06-28Implement ISD::VAARG lowering on PPC32.Roman Divacky
2011-06-27Merge XXXGenRegisterDesc.inc XXXGenRegisterNames.inc XXXGenRegisterInfo.h.incEvan Cheng
2011-06-24Refactor MachO relocation generaration into the Target directories.Jim Grosbach
2011-06-24Starting to refactor Target to separate out code that's needed to fully describeEvan Cheng
2011-06-20Don't apply on PPC64 the 32bit ADDIC optimizations as there's no overflowRoman Divacky
2011-06-17Fix a few places where 32bit instructions/registerset were used on PPC64.Roman Divacky
2011-06-15Use set operations instead of plain lists to enumerate register classes.Jakob Stoklund Olesen
2011-06-15Make PPC64CompilationCallback compilable no non-darwin platforms.Roman Divacky
2011-06-14PR10136: fix PPCTargetLowering::LowerCall_SVR4 so that a necessary CopyToReg ...Eli Friedman
2011-06-09Fix emission of PPC64 assembler on non-darwin platforms by splittingRoman Divacky
2011-06-09Remove custom allocation order boilerplate that is no longer needed.Jakob Stoklund Olesen
2011-06-08Add a parameter to CCState so that it can access the MachineFunction.Eric Christopher
2011-06-03Fix wrong usages of CTR/MCTR where CTR8/MCTR8 was meant.Roman Divacky
2011-06-02Have LowerOperandForConstraint handle multiple character constraints.Eric Christopher
2011-06-02Don't hardcode the %reg format in the streamer.Rafael Espindola
2011-05-30Use the dwarf->llvm mapping to print register names in the cfiRafael Espindola
2011-05-30Split ppc dwarf regnums into ppc64 and ppc32 flavours.Rafael Espindola
2011-05-29Dwarf register 0 is r0, remove incorrect entries.Rafael Espindola
2011-05-27Remove DwarfRegNum from the individual bits of the condition register.Rafael Espindola
2011-05-26Fix some dwarf register numbers.Rafael Espindola
2011-05-25Replace the -unwind-tables option with a per function flag. This is moreRafael Espindola
2011-05-19Make CodeGen/PowerPC/2007-09-11-RegCoalescerAssert.ll pass with the verifier.Cameron Zwarich
2011-05-19Fix PR8828 by removing the explicit def in MovePCToLR as well as the pointlessCameron Zwarich
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2026-03-02 08:31:08 +0000