index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
PowerPC
/
PPCSchedule.td
Age
Commit message (
Expand
)
Author
2012-08-28
Add PPC Freescale e500mc and e5500 subtargets.
Hal Finkel
2012-08-28
Split several PPC instruction classes.
Hal Finkel
2012-06-12
Split out the PPC instruction class IntSimple from IntGeneral.
Hal Finkel
2012-04-01
Add instruction itinerary for the PPC64 A2 core.
Hal Finkel
2012-04-01
Split the LdStGeneral PPC itin. class into LdStLoad and LdStStore.
Hal Finkel
2012-02-18
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...
Jia Liu
2011-10-17
Add PPC 440 scheduler and some associated tests
Hal Finkel
2010-04-18
Make processor FUs unique for given itinerary. This extends the limit of 32
Anton Korobeynikov
2007-12-29
Remove attribution from file headers, per discussion on llvmdev.
Chris Lattner
2005-10-19
Added InstrSchedClass to each of the PowerPC Instructions.
Jim Laskey
2005-10-19
Push processor descriptions to the top of target and add command line info.
Jim Laskey
2005-10-18
Checking in first round of scheduling tablegen files. Not tied in as yet.
Jim Laskey