aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/Hexagon
AgeCommit message (Expand)Author
2013-03-02Added FIXME for future Hexagon cleanup.Andrew Trick
2013-03-01Hexagon: Add constant extender support framework.Jyotsna Verma
2013-02-22Remove code copied from GenRegisterInfo.inc.Andrew Trick
2013-02-21Move the eliminateCallFramePseudoInstr method from TargetRegisterInfoEli Bendersky
2013-02-21Hexagon: Expand cttz, ctlz, and ctpop for now.Anshuman Dasgupta
2013-02-20Update TargetLowering ivars for name policy.Jim Grosbach
2013-02-20Hexagon: Move HexagonMCInst.h to MCTargetDesc/HexagonMCInst.h.Jyotsna Verma
2013-02-19Hexagon: Sync TSFlags in MCTargetDesc/HexagonBaseInfo.h withJyotsna Verma
2013-02-15Hexagon: Set appropriate TSFlags to the loads/stores with global address toJyotsna Verma
2013-02-14Hexagon: Change insn class to support instruction encoding.Jyotsna Verma
2013-02-14Hexagon: Use multiclass for absolute addressing mode loads.Jyotsna Verma
2013-02-13Hexagon: add support for predicate-GPR copies.Anshuman Dasgupta
2013-02-13Hexagon: Use absolute addressing mode loads/stores for global+offset Jyotsna Verma
2013-02-13MIsched: HazardRecognizers are created for each DAG. Free them.Andrew Trick
2013-02-12Hexagon: Add support to generate predicated absolute addressing modeJyotsna Verma
2013-02-11Extend Hexagon hardware loop generation to handle various additional cases:Krzysztof Parzyszek
2013-02-11Implement HexagonInstrInfo::analyzeCompare.Krzysztof Parzyszek
2013-02-05Hexagon: Use TFR_cond with cmpb.[eq,gt,gtu] to handleJyotsna Verma
2013-02-05Hexagon: Use multiclass for absolute addressing mode stores.Jyotsna Verma
2013-02-05Move MRI liveouts to Hexagon return instructions.Jakob Stoklund Olesen
2013-02-05Hexagon: Add V4 compare instructions. Enable relationship mappingJyotsna Verma
2013-02-04Hexagon: Add V4 combine instructions and some more Def Pats for V2.Jyotsna Verma
2013-02-01Replace LDriu*[bhdw]_indexed_V4 instructions with "def Pats".Jyotsna Verma
2013-02-01Add appropriate TSFlags to the instructions that must be always extended.Jyotsna Verma
2013-01-31[PEI] Pass the frame index operand number to the eliminateFrameIndex function.Chad Rosier
2013-01-29Use multiclass for post-increment store instructions.Jyotsna Verma
2013-01-29Add constant extender support for MInst type instructions.Jyotsna Verma
2013-01-29Teach SDISel to combine fsin / fcos into a fsincos node if the followingEvan Cheng
2013-01-25MIsched: Improve the interface to SchedDFS analysis (subtrees).Andrew Trick
2013-01-17Add indexed load/store instructions for offset validation check.Jyotsna Verma
2013-01-14Improve r172468: const_cast is not needed hereDmitri Gribenko
2013-01-14Fix Another CastDavid Greene
2013-01-07Remove more unnecessary # operators with nothing to paste proceeding them.Craig Topper
2013-01-07Remove # from the beginning and end of def names. The # is a paste operator a...Craig Topper
2013-01-07Switch TargetTransformInfo from an immutable analysis pass that requiresChandler Carruth
2013-01-02Move all of the header files which are involved in modelling the LLVM IRChandler Carruth
2012-12-30Remove Function::getParamAttributes and use the AttributeSet accessor methods...Bill Wendling
2012-12-29Delete executive bit on ./lib/Target/Hexagon/HexagonAsmPrinter.h.Jakub Staszak
2012-12-20Add constant extender support to GP-relative load/store instructions.Jyotsna Verma
2012-12-20Add TSFlags to ALU32 type instructions for constant-extender/Relationship maps.Jyotsna Verma
2012-12-19Rename the 'Attributes' class to 'Attribute'. It's going to represent a singl...Bill Wendling
2012-12-11Use multiclass for new-value store instructions with MEMri operand.Jyotsna Verma
2012-12-10[CMake] Update dependencies to intrinsics_gen corresponding to r169711.NAKAMURA Takumi
2012-12-07In hexagon convertToHardwareLoop, don't deref end() iteratorMatthew Curtis
2012-12-05Define new-value store instructions with base+immediate addressing modeJyotsna Verma
2012-12-05Use multiclass to define store instructions with base+immediate offsetJyotsna Verma
2012-12-05Fix misplaced closing brace.Matthew Curtis
2012-12-04Define store instructions with base+register offset addressing modeJyotsna Verma
2012-12-04Add patterns to define 'combine', 'tstbit', 'ct0/cl0' (count trailing/leading...Jyotsna Verma
2012-12-04Add constant extender support to ALU32 instructions for V2.Jyotsna Verma