aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/Hexagon
AgeCommit message (Expand)Author
2012-11-13Test commit.Jyotsna Verma
2012-11-06ScheduleDAG interface. Added OrderKind to distinguish nonregister dependencies.Andrew Trick
2012-11-01Use the relationship models infrastructure to add two relations - getPredOpcodePranav Bhandarkar
2012-10-24Implement a basic VectorTargetTransformInfo interface to be used by the loop ...Nadav Rotem
2012-10-18Reapply the TargerTransformInfo changes, minus the changes to LSR and Lowerin...Nadav Rotem
2012-10-18Temporarily revert the TargetTransform changes.Bob Wilson
2012-10-10Add a new interface to allow IR-level passes to access codegen-specific infor...Nadav Rotem
2012-10-10misched: Use the TargetSchedModel interface wherever possible.Andrew Trick
2012-10-09Create enums for the different attributes.Bill Wendling
2012-10-08Move TargetData to DataLayout.Micah Villmow
2012-10-04Use new accessor methods to query for attributes.Bill Wendling
2012-09-25TargetLowering interface to set/get minimum block entries for jump tables.Sebastian Pop
2012-09-14DAG post-process for Hexagon MI schedulerSergei Larin
2012-09-14Remove redundant private field.Benjamin Kramer
2012-09-11Reorganize MachineScheduler interfaces and publish them in the header.Andrew Trick
2012-09-10Add "blocked" heuristic to the Hexagon MI scheduler.Sergei Larin
2012-09-07Fix alignment of .comm and .lcomm on mingw32.Benjamin Kramer
2012-09-07MC: Overhaul handling of .lcommBenjamin Kramer
2012-09-05LLVM Bug Fix 13709: Remove needless lsr(Rp, #32) instruction access thePranav Bhandarkar
2012-09-05Remove redundant semicolons to fix -pedantic-errors build.Richard Smith
2012-09-04Porting Hexagon MI Scheduler to the new API.Sergei Larin
2012-08-29Rename hasVolatileMemoryRef() to hasOrderedMemoryRef().Jakob Stoklund Olesen
2012-08-22Add a getName function to MachineFunction. Use it in places that previously d...Craig Topper
2012-08-20fix HexagonSubtarget parsing of -mv flagSebastian Pop
2012-08-13[Hexagon] Don't mark callee saved registers as clobbered by a tail callArnold Schwaighofer
2012-08-08Don't use getNextOperandForReg().Jakob Stoklund Olesen
2012-07-19default to use -mv4 when no version of Hexagon has been specifiedSebastian Pop
2012-07-19Remove tabs.Bill Wendling
2012-07-19Remove tabs.Bill Wendling
2012-07-13Remove variable_ops from call instructions in most targets.Jakob Stoklund Olesen
2012-07-07I'm introducing a new machine model to simultaneously allow simpleAndrew Trick
2012-07-02Consistently use AnalysisID types in TargetPassConfig.Bob Wilson
2012-07-02Add all codegen passes to the PassManager via TargetPassConfig.Bob Wilson
2012-06-26There are a number of generic inline asm operand modifiers thatJack Carter
2012-06-24llvm/lib: [CMake] Add explicit dependency to intrinsics_gen.NAKAMURA Takumi
2012-06-22Revert r158679 - use case is unclear (and it increases the memory footprint).Hal Finkel
2012-06-18Allow up to 64 functional units per processor itinerary.Hal Finkel
2012-06-13*typo: Cyles changed to CyclesKay Tiong Khoo
2012-06-09Silence a gcc-4.6 warning: GCC fails to understand that secondReg and cmpOp2 areDuncan Sands
2012-06-05misched: Added MultiIssueItineraries.Andrew Trick
2012-06-02Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer
2012-06-01Switch some getAliasSet clients to MCRegAliasIterator.Jakob Stoklund Olesen
2012-05-30Extract some pointer hacking to a function.Jakob Stoklund Olesen
2012-05-30Fix some uses of getSubRegisters() to use getSubReg() instead.Jakob Stoklund Olesen
2012-05-25Change interface for TargetLowering::LowerCallTo and TargetLowering::LowerCallJustin Holewinski
2012-05-16Hexagon: Remove unused command line option.Benjamin Kramer
2012-05-14Revert 156634 upon request until code improvement changes are made.Brendon Cahoon
2012-05-13Hexagon: Initialize TBB to 0.Benjamin Kramer
2012-05-12Make sure new value jump is enabled for Hexagon V5 as well.Sirish Pande
2012-05-12Support for Hexagon feature, New Value Jump.Sirish Pande