index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
CellSPU
Age
Commit message (
Expand
)
Author
2008-03-31
Move reMaterialize() from TargetRegisterInfo to TargetInstrInfo.
Evan Cheng
2008-03-25
Add explicit keywords.
Dan Gohman
2008-03-20
Add more patterns to match in the integer comparison test harnesses.
Scott Michel
2008-03-11
Use PassManagerBase instead of FunctionPassManager for functions
Dan Gohman
2008-03-10
- Style cleanup in IA64ISelLowering.h: add 'virtual' keyword for consistency.
Scott Michel
2008-03-10
Default ISD::PREFETCH to expand.
Evan Cheng
2008-03-10
Integer comparison tests for CellSPU.
Scott Michel
2008-03-10
Give TargetLowering::getSetCCResultType() a parameter so that ISD::SETCC's
Scott Michel
2008-03-09
cell really does support cross-regclass moves, because R3 is in lots of diffe...
Chris Lattner
2008-03-08
Implement x86 support for @llvm.prefetch. It corresponds to prefetcht{0|1|2} ...
Evan Cheng
2008-03-06
Refine Cell's i64 constant generation code to cover more constants where the
Scott Michel
2008-03-05
- Fix support for "special" i64 immediates that can be loaded
Scott Michel
2008-02-28
Add a quick and dirty "loop aligner pass". x86 uses it to align its loops to ...
Evan Cheng
2008-02-26
Change "Name" to "AsmName" in the target register info. Gee, a refactoring tool
Bill Wendling
2008-02-23
Merge current work back to tree to minimize diffs and drift. Major highlights
Scott Michel
2008-02-20
Fix newly-introduced 4.3 warnings
Anton Korobeynikov
2008-02-16
I cannot find a libgcc function for this builtin. Therefor expanding it to a...
Andrew Lenharth
2008-02-14
Rewrite tblgen handling of subtarget features so
Dale Johannesen
2008-02-14
Fix single precision FP constants on SPU. They are actually legal,
Nate Begeman
2008-02-14
Move some useful operands up into the all-targets .td
Nate Begeman
2008-02-13
Simplify some logic in ComputeMaskedBits. And change ComputeMaskedBits
Dan Gohman
2008-02-13
don't try to avoid inserting loads when lowering FORMAL_ARGUMENTS.
Chris Lattner
2008-02-13
Convert SelectionDAG::ComputeMaskedBits to use APInt instead of uint64_t.
Dan Gohman
2008-02-10
Rename MRegisterInfo to TargetRegisterInfo.
Dan Gohman
2008-02-08
It's not always safe to fold movsd into xorpd, etc. Check the alignment of th...
Evan Cheng
2008-02-05
Move to getCALLSEQ_END to ensure CALLSEQ_END node produces a flag. This is co...
Evan Cheng
2008-02-04
Dwarf requires variable entries to be in the source order. Right now, since w...
Evan Cheng
2008-02-02
Get rid of the annoying blank lines before labels.
Evan Cheng
2008-02-02
SDIsel processes llvm.dbg.declare by recording the variable debug information...
Evan Cheng
2008-01-31
Add an extra operand to LABEL nodes which distinguishes between debug, EH, or...
Evan Cheng
2008-01-30
Even though InsertAtEndOfBasicBlock is an ugly hack it still deserves a prope...
Evan Cheng
2008-01-30
More cleanups for CellSPU:
Scott Michel
2008-01-30
Factor the addressing mode and the load/store VT out of LoadSDNode
Dan Gohman
2008-01-29
Overhaul Cell SPU's addressing mode internals so that there are now
Scott Michel
2008-01-17
Forward progress: crtbegin.c now compiles successfully!
Scott Michel
2008-01-17
This commit changes:
Chris Lattner
2008-01-15
rename SDTRet -> SDTNone.
Chris Lattner
2008-01-12
improve cygwin compatibility, patch by Sam Bishop
Chris Lattner
2008-01-11
More CellSPU refinements:
Scott Michel
2008-01-11
More CellSPU refinement and progress:
Scott Michel
2008-01-07
no need to explicitly clear these fields.
Chris Lattner
2008-01-07
remove MachineOpCode typedef.
Chris Lattner
2008-01-07
Move even more functionality from MRegisterInfo into TargetInstrInfo.
Owen Anderson
2008-01-06
rename isLoad -> isSimpleLoad due to evan's desire to have such a predicate.
Chris Lattner
2008-01-06
Change the 'isStore' inferrer to look for 'SDNPMayStore'
Chris Lattner
2008-01-01
Move some more instruction creation methods from RegisterInfo into InstrInfo.
Owen Anderson
2008-01-01
Fix a problem where lib/Target/TargetInstrInfo.h would include and use
Chris Lattner
2007-12-31
Move copyRegToReg from MRegisterInfo to TargetInstrInfo. This is part of the
Owen Anderson
2007-12-31
Rename SSARegMap -> MachineRegisterInfo in keeping with the idea
Chris Lattner
2007-12-30
Add new shorter predicates for testing machine operands for various types:
Chris Lattner
[next]