aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM
AgeCommit message (Expand)Author
2011-08-08Fix encodings for Thumb ASR and LSR immediate operands. They encode the rang...Owen Anderson
2011-08-08Fix up the patterns for SXTB, SXTH, UXTB, and UXTH so that they are correctly...Eli Friedman
2011-08-08Add MCInstrAnalysis class. This allows the targets to specify own versions of...Benjamin Kramer
2011-08-05ARM load instruction shifted register index operands.Jim Grosbach
2011-08-05ARM indexed load assembly parsing and encoding.Jim Grosbach
2011-08-05ARM refactor indexed store instructions.Jim Grosbach
2011-08-05ARM simplify the postidx_reg operand encoding.Jim Grosbach
2011-08-05ARM use a dedicated printer for postidx_reg operands.Jim Grosbach
2011-08-05Add missing register constraint for some VLD3/VLD4 pseudo instructions.Bob Wilson
2011-08-04Fix broken encodings for the Thumb2 LDRD/STRD instructions.Owen Anderson
2011-08-04ARM assembly parsing and encoding for LDR instructions.Jim Grosbach
2011-08-04LDCL_POST and STCL_POST need one's-complement offsets, rather than two's comp...Owen Anderson
2011-08-03ARM refactoring assembly parsing of memory address operands.Jim Grosbach
2011-08-03Fix broken encoding of tCBNZ.Owen Anderson
2011-08-03New approach to r136737: insert the necessary fences for atomic ops in platfo...Eli Friedman
2011-08-02ARM backend support for atomicrmw and cmpxchg with non-monotonic ordering. N...Eli Friedman
2011-08-02Fix the broken encodings for the VFP vmov.f32 and vmov.f64 instructions, as w...Owen Anderson
2011-08-02Tidy up. 80 columns.Jim Grosbach
2011-08-02ARM: rename addrmode7 to addr_offset_none.Jim Grosbach
2011-08-01Move imm0_255 to ARMInstrInfo.td with the other immediate predicates.Jim Grosbach
2011-08-01Fix comments.Jim Grosbach
2011-08-01Update CMake target names for tablegen-generated data in the X86 and ARM targ...Douglas Gregor
2011-07-29Add support for the 'Q' constraint.Eric Christopher
2011-07-29ARM SRS instruction parsing, diassembly and encoding support.Jim Grosbach
2011-07-29ARM CPS mode immediate is 5 bits, not 4.Jim Grosbach
2011-07-29ARM assembly parsing and encoding for RFE instruction.Jim Grosbach
2011-07-29ARM SRS and RFE instructions are not code-gen only.Jim Grosbach
2011-07-29ARM range checking for mode on CPS instruction.Jim Grosbach
2011-07-29Update FIXME.Jim Grosbach
2011-07-29Tweak comment.Jim Grosbach
2011-07-29Transfer implicit operands in NEONMoveFixPass.Jakob Stoklund Olesen
2011-07-29Add -verify-arm-pseudo-expand.Jakob Stoklund Olesen
2011-07-29Rewrite the CMake build to use explicit dependencies between libraries,Chandler Carruth
2011-07-28PLD and PLI are not predicable in ARM mode.Jim Grosbach
2011-07-28ARM assembly parsing and encoding for BLX (immediate).Jim Grosbach
2011-07-28ARM assembly parsing and encoding for BFC and BFI.Jim Grosbach
2011-07-28Add fixme.Jim Grosbach
2011-07-28Update comments.Owen Anderson
2011-07-28Fill in some encoding information for STRD instructions.Owen Anderson
2011-07-28Revert r136295. It broke nightly testers because some parts of codegen weren...Owen Anderson
2011-07-28ARM parsing and encoding for ADR.Jim Grosbach
2011-07-28Explicitly declare a library dependency of LLVM*Desc toOscar Fuentes
2011-07-27Refactor and improve the encodings/decodings for addrmode3 loads, and make th...Owen Anderson
2011-07-27Emit an error is asm parser parsed X86_64 only registers, e.g. %rax, %sil.Evan Cheng
2011-07-27ARM assembly parsing and encoding support for USAT and USAT16.Jim Grosbach
2011-07-27Code generation for 'fence' instruction.Eli Friedman
2011-07-27ARM assembly parsing and encoding for UMULL.Jim Grosbach
2011-07-27ARM assembly parsing and encoding for UMLAL.Jim Grosbach
2011-07-27ARM parsing and encoding of SBFX and UBFX.Jim Grosbach
2011-07-27Refactor the STRT and STRBT instructions to distinguish between the register-...Owen Anderson