aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM
AgeCommit message (Expand)Author
2013-03-15ARM cost model: Fix costs for some vector selectsArnold Schwaighofer
2013-03-15Adding an A15 specific optimization pass for interactions between S/D/Q regis...Silviu Baranga
2013-03-15ARM: Fix an old refacto.Benjamin Kramer
2013-03-15ARM cost model: Fix cost of fptrunc and fpext instructionsArnold Schwaighofer
2013-03-15Silence anonymous type in anonymous union warnings.Eric Christopher
2013-03-14Move estimateStackSize from ARM into MachineFrameInfoHal Finkel
2013-03-14ARM cost model: Increase cost of some vector selects we do terrible onArnold Schwaighofer
2013-03-12ARM cost model: Increase the cost for vector casts that use the stackArnold Schwaighofer
2013-03-09Don't glue users to extract_subreg when selecting the llvm.arm.ldrexdLang Hames
2013-03-07ArrayRefize some code. No functionality change.Benjamin Kramer
2013-03-02ARM: Creating a vector from a lane of another.Jim Grosbach
2013-03-02Clean up code format a bit.Jim Grosbach
2013-03-02Tidy up. Trailing whitespace.Jim Grosbach
2013-03-02ARM NEON: Fix v2f32 float intrinsicsArnold Schwaighofer
2013-03-01Add support for using non-pic code for arm and thumb1 when emitting the sjljChad Rosier
2013-02-28Tidy up; no functional change.Chad Rosier
2013-02-28Style; no functional change.Chad Rosier
2013-02-27ARM: FMA is legal only if VFP4 is available.Jim Grosbach
2013-02-27Remove this instance of dl as it's defined in a previous scope.Chad Rosier
2013-02-27ARM: permit full range of valid ADR immediates.Tim Northover
2013-02-26[fast-isel] Make sure the FastLowerArguments function checks to make sure theChad Rosier
2013-02-23ARM: Convenience aliases for 'srs*' instructions.Jim Grosbach
2013-02-22Make ARMAsmPrinter generate the correct alignment specifier syntax in instruc...Kristof Beyls
2013-02-21Move the eliminateCallFramePseudoInstr method from TargetRegisterInfoEli Bendersky
2013-02-21Radar numbers don't belong in source code.Evan Cheng
2013-02-20MCParser: Update method names per coding guidelines.Jim Grosbach
2013-02-20Update TargetLowering ivars for name policy.Jim Grosbach
2013-02-20Fix thumbv5e frame lowering assertion failure.Logan Chien
2013-02-19ARM NEON: Don't need COPY_TO_REGCLASS in patternArnold Schwaighofer
2013-02-19ARM: Allocation hints must make sure to be in the alloc order.Jim Grosbach
2013-02-19Make ARMAsmPrinter pass name more precise and fix comment.Eli Bendersky
2013-02-19ARM NEON: Merge a f32 bitcast of a v2i32 extracteltArnold Schwaighofer
2013-02-18[fast-isel] Remove an invalid assert.Chad Rosier
2013-02-16TypoRenato Golin
2013-02-16Reinitialize the ivars in the subtarget so that they can be reset with the ne...Bill Wendling
2013-02-15Temporary revert of 175320.Bill Wendling
2013-02-15Reinitialize the ivars in the subtarget.Bill Wendling
2013-02-15Support changing the subtarget features in ARM.Bill Wendling
2013-02-14The ARM NEON vector compare instructions take three arguments. However, the Joel Jones
2013-02-14Re-apply r175088 for bug fix 13622: Add paired register support forWeiming Zhao
2013-02-14Make ARMAsmParser accept the correct alignment specifier syntax in instructions.Kristof Beyls
2013-02-13temporarily revert the patch due to some conflictsWeiming Zhao
2013-02-13Bug fix 13622: Add paired register support for inline asm with 64-bit data on...Weiming Zhao
2013-02-13Test commit. Fixed typo.David Peixotto
2013-02-12ARM cost model: Add vector reverse shuffle costsArnold Schwaighofer
2013-02-12ARM NEON: Handle v16i8 and v8i16 reverse shufflesArnold Schwaighofer
2013-02-11Currently, codegen may spent some time in SDISel passes even if an entireEvan Cheng
2013-02-08ARM cost model: Address computation in vector mem ops not freeArnold Schwaighofer
2013-02-07ARM cost model: Add costs for vector selectsArnold Schwaighofer
2013-02-06ARM: Use MCTargetAsmParser::validateTargetOperandClass().Jim Grosbach
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2025-08-30 22:09:36 +0000