index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
Disassembler
/
ARMDisassembler.cpp
Age
Commit message (
Expand
)
Author
2012-01-20
More dead code removal (using -Wunreachable-code)
David Blaikie
2011-12-15
ARM NEON VTBL/VTBX assembly parsing and encoding.
Jim Grosbach
2011-12-14
ARM NEON refactor VST2 w/ writeback instructions.
Jim Grosbach
2011-12-14
ARM NEON VST2 assembly parsing and encoding.
Jim Grosbach
2011-12-09
ARM assembly parsing and encoding for VLD2 with writeback.
Jim Grosbach
2011-11-30
Remove unused variable
Matt Beaumont-Gay
2011-11-30
ARM parsing for VLD1 all lanes, with writeback.
Jim Grosbach
2011-11-29
ARM assembly parsing and encoding for four-register VST1.
Jim Grosbach
2011-11-29
ARM assembly parsing and encoding for three-register VST1.
Jim Grosbach
2011-11-15
Fix a misplaced paren bug.
Owen Anderson
2011-11-15
Fix an ambiguous decoding where we failed to properly decode VMOVv2f32 and VM...
Owen Anderson
2011-11-12
Re-apply 144430, this time with the associated isel and disassmbler bits.
Jim Grosbach
2011-11-11
Remove the unnecessary dependency on libARMCodeGen from libARMDisassembler.
Benjamin Kramer
2011-11-02
The rules disallowing single-register reglist operands only apply to the POP ...
Owen Anderson
2011-11-02
Register list operands are not allowed to contain only a single register. Al...
Owen Anderson
2011-11-01
Fix disassembly of some VST1 instructions.
Owen Anderson
2011-10-31
ARM VST1 w/ writeback assembly parsing and encoding.
Jim Grosbach
2011-10-31
More not-crashing NEON disassembly updates for the vld refactoring.
Owen Anderson
2011-10-28
Reapply r143202, with a manual decoding hook for SWP. This change inadvertan...
Owen Anderson
2011-10-27
Add some NEON stores to the VLD decoding hook that were accidentally omitted ...
Owen Anderson
2011-10-25
ARM assembly parsing and encoding for VLD1 with writeback.
Jim Grosbach
2011-10-24
ARM assembly parsing and encoding for VLD1 w/ writeback.
Jim Grosbach
2011-10-24
ARM refactor am6offset usage for VLD1.
Jim Grosbach
2011-10-24
Fix a NEON disassembly case that was broken in the recent refactorings. As m...
Owen Anderson
2011-10-22
Move various generated tables into read-only memory, fixing up const correctn...
Benjamin Kramer
2011-10-21
Assembly parsing for 4-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
Assembly parsing for 2-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
Assembly parsing for 3-register variant of VLD1.
Jim Grosbach
2011-10-21
ARM VLD parsing and encoding.
Jim Grosbach
2011-10-20
Tidy up. Trailing whitespace.
Jim Grosbach
2011-10-17
Removed set, but unused variables.
Chad Rosier
2011-10-14
Fix a non-firing assert. Change:
Richard Trieu
2011-10-13
Fix undefined shift. Patch by Ahmed Charles.
Eli Friedman
2011-10-13
SETEND is not allowed in an IT block.
Owen Anderson
2011-10-12
ARM addrmode5 represents the 'U' bit of the encoding backwards.
Jim Grosbach
2011-10-12
Thumb2 assembly parsing and encoding for LDC/STC.
Jim Grosbach
2011-10-12
addrmode2 is gone from these, so no need for the reg0 operand.
Jim Grosbach
2011-10-06
Fix the check for nested IT instructions in the disassembler. We need to per...
Owen Anderson
2011-10-04
Adding back support for printing operands symbolically to ARM's new disassembler
Kevin Enderby
2011-09-30
ARM fix encoding of VMOV.f32 and VMOV.f64 immediates.
Jim Grosbach
2011-09-26
ASR #32 is not allowed on Thumb2 USAT and SSAT instructions.
Owen Anderson
2011-09-23
Reapply r140412 (Thumb2 reg-reg loads cannot target SP or PC), with invalid t...
Owen Anderson
2011-09-23
Revert r140412. This affects more instructions than intended.
Owen Anderson
2011-09-23
Thumb2 register-shifted-register loads cannot target the PC or the SP.
Owen Anderson
2011-09-19
tMOVSr is not allowed in an IT block either.
Owen Anderson
2011-09-19
CPS instructions are UNPREDICTABLE inside IT blocks.
Owen Anderson
2011-09-19
Thumb2 TBB and TBH instructions are only allowed at the end of IT blocks, not...
Owen Anderson
2011-09-19
Thumb2 assembly parsing and encoding for TBB/TBH.
Jim Grosbach
2011-09-19
Handle STRT (and friends) like LDRT (and friends) for decoding purposes. Por...
Owen Anderson
[prev]
[next]