aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM/ARMInstrThumb2.td
AgeCommit message (Expand)Author
2013-02-23ARM: Convenience aliases for 'srs*' instructions.Jim Grosbach
2012-12-10Some enhancements for memcpy / memset inline expansion.Evan Cheng
2012-11-14The code pattern "imm0_255_neg" is used for checking if an immediate value is...Nadav Rotem
2012-11-10Disable the Thumb no-return call optimization:Evan Cheng
2012-10-30ARM: Better disassembly for pc-relative LDR.Jim Grosbach
2012-10-29Fix ARM's b.w instruction for thumb 2 and the encoding T4. The branch targetKevin Enderby
2012-10-24Fix a miscompilation caused by a typo. When turning a adde with negative valueEvan Cheng
2012-09-29Add LLVM support for Swift.Bob Wilson
2012-09-05Remove predicated pseudo-instructions.Jakob Stoklund Olesen
2012-09-04Patch to implement UMLAL/SMLAL instructions for the ARM architectureArnold Schwaighofer
2012-08-28Revert r162713: "Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ...Jakob Stoklund Olesen
2012-08-27Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ARM.Jakob Stoklund Olesen
2012-08-24Explicitly mark LEApcrel pseudos with hasSideEffects.Jakob Stoklund Olesen
2012-08-16Add ADD and SUB to the predicable ARM instructions.Jakob Stoklund Olesen
2012-08-16Handle ARM MOVCC optimization in PeepholeOptimizer.Jakob Stoklund Olesen
2012-08-15Fold predicable instructions into MOVCC / t2MOVCC.Jakob Stoklund Olesen
2012-08-15Add missing Rfalse operand to the predicated pseudo-instructions.Jakob Stoklund Olesen
2012-08-12Revert 161581: Patch to implement UMLAL/SMLAL instructions for the ARMArnold Schwaighofer
2012-08-09Patch to implement UMLAL/SMLAL instructions for the ARM architectureArnold Schwaighofer
2012-08-02ARM: More InstAlias refactors to use #NAME#.Jim Grosbach
2012-08-02ARM: Refactor instaliases using TableGen support for #NAME#.Jim Grosbach
2012-08-02Fix #13241, a bug around shift immediate operand for ARM instruction ADR.Jiangning Liu
2012-07-13Remove variable_ops from ARM call instructions.Jakob Stoklund Olesen
2012-07-02Do not attempt to use ROR for Thumb1.Bob Wilson
2012-06-23(sub X, imm) gets canonicalized to (add X, -imm)Evan Cheng
2012-06-18ARM: Define generic HINT instruction.Jim Grosbach
2012-06-18This change handles a another case for generating the bic instruction Joel Jones
2012-06-11Re-enable the CMN instruction.Bill Wendling
2012-06-05Revert commit r157966Joel Jones
2012-06-04This change handles a another case for generating the bic instruction Joel Jones
2012-05-21Thumb2: RSB source register should be rGRP not GPRnopc.Jim Grosbach
2012-05-17Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missingKevin Enderby
2012-05-01ARM: Add a few missing add->sub aliases w/ 'w' suffix.Jim Grosbach
2012-04-27- thumbv6 shouldn't imply +thumb2. Cortex-M0 doesn't suppport 32-bit Thumb2Evan Cheng
2012-04-23Tidy up. 80 columns, whitespace, et. al.Jim Grosbach
2012-04-12Fix a few more places in the ARM disassembler so that branches getKevin Enderby
2012-04-10ARM fix cc_out operand handling for t2SUBrr instructions.Jim Grosbach
2012-04-06Deduplicate ARM call-related instructions.Jakob Stoklund Olesen
2012-04-05ARM assembly aliases for add negative immediates using sub.Jim Grosbach
2012-04-04Implement ARMBaseInstrInfo::commuteInstruction() for MOVCCr.Jakob Stoklund Olesen
2012-03-29ARM assembly 'cmp lr, #0' should not encode using 'cmn'.Jim Grosbach
2012-03-20Change conditional instructions definitions, e.g. ANDCC, ARMPseudoExpand and ...Evan Cheng
2012-03-16ARM fix silly typo in optional operand alias.Jim Grosbach
2012-03-16ARM optional operand on MRC/MCR assembly instructions.Jim Grosbach
2012-02-28Re-commit r151623 with fix. Only issue special no-return calls if it's a dire...Evan Cheng
2012-02-28Revert r151623 "Some ARM implementaions, e.g. A-series, does return stack pre...Daniel Dunbar
2012-02-28Some ARM implementaions, e.g. A-series, does return stack prediction. That is,Evan Cheng
2012-02-24Thumb2 asm aliases for wide bitwise w/ immediate instructions.Jim Grosbach
2012-02-24Switch ARM target to register masks.Jakob Stoklund Olesen
2012-02-23Optimize a couple of common patterns involving conditional moves where the falseEvan Cheng