index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
ARMInstrNEON.td
Age
Commit message (
Expand
)
Author
2011-04-07
Fixed encoding for VEXTqf
Mon P Wang
2011-03-30
Somehow we managed to forget to encode the lane index for a large swathe of N...
Owen Anderson
2011-03-30
Add a ARM-specific SD node for VBSL so that forms with a constant first operand
Cameron Zwarich
2011-03-29
Get rid of the non-writeback versions VLDMDB and VSTMDB, which don't actually...
Owen Anderson
2011-03-11
ARM VDUPfd and VDUPfq can just be patterns. The instruction is the same
Jim Grosbach
2011-03-11
ARM VDUPLNfq and VDUPLNfd definitions can just be Pat<>s for VDUPLN32q
Jim Grosbach
2011-03-11
ARM VREV64df and VREV64qf can just be patterns. The instruction is the same
Jim Grosbach
2011-03-09
* Correct encoding for VSRI.
Bill Wendling
2011-03-09
Correct the encoding for VRSRA and VSRA instructions.
Bill Wendling
2011-03-08
* Fix VRSHR and VSHR to have the correct encoding for the immediate.
Bill Wendling
2011-03-07
Rename the narrow shift right immediate operands to "shr_imm*" operands. Also
Bill Wendling
2011-03-01
Narrow right shifts need to encode their immediates differently from a normal
Bill Wendling
2011-02-25
Add patterns to use post-increment addressing for Neon VST1-lane instructions.
Bob Wilson
2011-02-07
Change VLD3/4 and VST3/4 for quad registers to not update the address register.
Bob Wilson
2011-02-07
Fix some NEON instruction itineraries.
Bob Wilson
2011-01-07
Add ARM patterns to match EXTRACT_SUBVECTOR nodes.
Bob Wilson
2010-12-18
Rearrange some Neon multiclasses. No functional changes.
Bob Wilson
2010-12-18
Fix result type of Neon floating-point comparisons against zero.
Bob Wilson
2010-12-15
Add Neon VCVT instructions for f32 <-> f16 conversions.
Bob Wilson
2010-12-13
Remove the rest of the *_sfp Neon instruction patterns.
Bob Wilson
2010-12-13
Simplify N2VSPat, removing some unnecessary type arguments.
Bob Wilson
2010-12-13
Delete a line that I forgot to revert previously.
Bob Wilson
2010-12-13
Use COPY_TO_REGCLASS instead of pseudo instructions for Neon FP patterns.
Bob Wilson
2010-12-13
Use pseudo instructions for 2-register Neon instructions for scalar FP.
Bob Wilson
2010-12-13
Remove unused instruction class arguments.
Bob Wilson
2010-12-10
Add float patterns for Neon vld1-lane/dup and vst1-lane operations.
Bob Wilson
2010-12-10
Remove unused arguments.
Bob Wilson
2010-12-05
Making use of VFP / NEON floating point multiply-accumulate / subtraction is
Evan Cheng
2010-12-02
Fix copy/pasto in vmin.f32 encoding.
Jim Grosbach
2010-12-01
Use by-name rather than by-order matching for NEON operands.
Owen Anderson
2010-11-30
Fix the encoding of VLD4-dup alignment.
Bob Wilson
2010-11-30
Rename VLDnDUP instructions with double-spaced registers
Bob Wilson
2010-11-30
Add support for NEON VLD3-dup instructions.
Bob Wilson
2010-11-29
Add support for NEON VLD3-dup instructions.
Bob Wilson
2010-11-28
Add support for NEON VLD2-dup instructions.
Bob Wilson
2010-11-28
Another minor refactoring for VLD1DUP instructions.
Bob Wilson
2010-11-27
Refactor. Set alignment bit in VLD1-dup instruction classes.
Bob Wilson
2010-11-27
Add NEON VLD1-dup instructions (load 1 element to all lanes).
Bob Wilson
2010-11-21
Use by-name rather than by-order operand matching for some NEON encodings.
Owen Anderson
2010-11-19
The Vm and Vn register fields must be the same for a register-register vmov.
Owen Anderson
2010-11-19
Operand names
Jim Grosbach
2010-11-19
Clarify operand names.
Jim Grosbach
2010-11-18
Remove trailing whitespace.
Jim Grosbach
2010-11-18
ARM PseudoInst instructions don't need or use an assembler string. Get rid of
Jim Grosbach
2010-11-16
Encode the multi-load/store instructions with their respective modes ('ia',
Bill Wendling
2010-11-08
Add support for ARM's specialized vector-compare-against-zero instructions.
Owen Anderson
2010-11-05
Add codegen and encoding support for the immediate form of vbic.
Owen Anderson
2010-11-03
Add support for code generation of the one register with immediate form of vorr.
Owen Anderson
2010-11-03
Unlike a lot of NEON instructions, vext isn't _actually_ parameterized by ele...
Owen Anderson
2010-11-03
Add codegen patterns for VST1-lane instructions. Radar 8599955.
Bob Wilson
[next]