index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
Age
Commit message (
Expand
)
Author
2012-04-03
Add a line number for the scope of the function (starting at the first
Eric Christopher
2012-04-03
Fixes to r153903. Added missing explanation of behaviour when the VirtRegMap...
Pete Cooper
2012-04-02
Moved LiveRangeEdit.h so that it can be called from other parts of the backen...
Pete Cooper
2012-04-02
Allocate virtual registers in ascending order.
Jakob Stoklund Olesen
2012-04-02
Refactored the LiveRangeEdit interface so that MachineFunction, TargetInstrIn...
Pete Cooper
2012-04-02
Add predicates for checking whether targets have free FNEG and FABS operation...
Owen Anderson
2012-04-02
During two-address lowering, rescheduling an instruction does not untie
Lang Hames
2012-04-02
Turn on the accelerator tables for Darwin.
Eric Christopher
2012-04-02
Optimizing swizzles of complex shuffles may generate additional complex shuff...
Nadav Rotem
2012-04-02
Make MCInstrInfo available to the MCInstPrinter. This will be used to remove ...
Craig Topper
2012-04-01
This commit contains a few changes that had to go in together.
Nadav Rotem
2012-04-01
Fix typo.
Lang Hames
2012-04-01
misched: Add finalizeScheduler to complete the target interface.
Andrew Trick
2012-03-31
Teach CodeGen's version of computeMaskedBits to understand the range metadata.
Rafael Espindola
2012-03-30
If we have a VLA that has a "use" in a metadata node that's then used
Bill Wendling
2012-03-29
Add support for objc property decls according to the page at:
Eric Christopher
2012-03-28
Enable machine code verification in the entire code generator.
Jakob Stoklund Olesen
2012-03-28
Enable machine code verification after PreSched2 passes.
Jakob Stoklund Olesen
2012-03-28
Also verify after ExpandPostRAPseudos.
Jakob Stoklund Olesen
2012-03-28
Enable machine code verification after the late machine optimization passes.
Jakob Stoklund Olesen
2012-03-28
Skip liveness verification when MRI->tracksLiveness() is false.
Jakob Stoklund Olesen
2012-03-28
Allow removeLiveIn to be called with a register that isn't live-in.
Jakob Stoklund Olesen
2012-03-28
Fixed commuteInstructions bug where if its called pre-regalloc the subreg ind...
Pete Cooper
2012-03-28
More debug output.
Eric Christopher
2012-03-28
Fix the output of the DW_TAG_friend tag to include DW_AT_friend
Eric Christopher
2012-03-27
Use a SmallVector and linear lookup instead of a DenseSet - SourceMap values
Lang Hames
2012-03-27
Use DW_AT_low_pc for a single entry point into a routine.
Eric Christopher
2012-03-27
Print SSA and liveness tracking flags in MF::print().
Jakob Stoklund Olesen
2012-03-27
Branch folding may invalidate liveness.
Jakob Stoklund Olesen
2012-03-27
fix what looks like a real logic bug, found by PVS-Studio (part of PR12357)
Chris Lattner
2012-03-27
Add an MRI::tracksLiveness() flag.
Jakob Stoklund Olesen
2012-03-27
Post-ra LICM should take care not to hoist an instruction that would clobber a
Evan Cheng
2012-03-27
During MachineCopyPropagation a register may be the source operand of multiple
Lang Hames
2012-03-26
Add a debug option to dump PBQP graphs during register allocation.
Lang Hames
2012-03-26
Use the file in the inlined die rather than the compile unit for
Eric Christopher
2012-03-26
No need to do an expensive stable sort for a bunch of integers.
Benjamin Kramer
2012-03-26
Prune some includes and forward declarations.
Craig Topper
2012-03-26
Add a debug statement.
Eric Christopher
2012-03-24
Add the ability to promote legal integer VAARGs. This is required for the PPC...
Hal Finkel
2012-03-23
Pretty-printing comments for literal floating point in .s files.
Jim Grosbach
2012-03-23
Add support for register masks to PBQP.
Lang Hames
2012-03-22
Source order scheduler should not preschedule nodes with multiple uses. rdar:...
Evan Cheng
2012-03-22
Assign node orders to target intrinsics which do not produce results. rdar://...
Evan Cheng
2012-03-22
In erroneous inline assembly we could mistakenly try to access the
Eric Christopher
2012-03-22
[fast-isel] Fold "urem x, pow2" -> "and x, pow2-1". This should fix the 271%
Chad Rosier
2012-03-21
Checking a build_vector for an all-ones value.
Jim Grosbach
2012-03-21
misched: fix LiveInterval update for bottom-up scheduling
Andrew Trick
2012-03-21
misched: trace LiveIntervals after scheduling.
Andrew Trick
2012-03-21
misched: obvious iterator update fixes for bottom-up.
Andrew Trick
2012-03-21
misched: cleanup main loop
Andrew Trick
[prev]
[next]