aboutsummaryrefslogtreecommitdiff
path: root/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
AgeCommit message (Expand)Author
2010-07-26The "excess register pressure" returned by HighRegPressure() is not accurate ...Evan Cheng
2010-07-26Pacify gcc-4.5 which wrongly thinks that RExcess (passed as the Excess parame...Duncan Sands
2010-07-25Add comments.Evan Cheng
2010-07-25Fix crashes when scheduling a CopyToReg node -- getMachineOpcode asserts onBob Wilson
2010-07-24Add an ILP scheduler. This is a register pressure aware scheduler that'sEvan Cheng
2010-07-23- Allow target to specify when is register pressure "too high". In most cases,Evan Cheng
2010-07-22Re-apply r109079 with fix.Evan Cheng
2010-07-22Revert r109079, which broke a lot of CodeGen tests.Owen Anderson
2010-07-22Initialize RegLimit only when register pressure is being tracked.Evan Cheng
2010-07-21More register pressure aware scheduling work.Evan Cheng
2010-07-21Teach bottom up pre-ra scheduler to track register pressure. Work in progress.Evan Cheng
2010-06-29Add a VT argument to getMinimalPhysRegClass and replace the copy related usesRafael Espindola
2010-05-30Use `llvm::next' instead of `next' to make VC++ 2010 happy.Oscar Fuentes
2010-05-28Fix some latency computation bugs: if the use is not a machine opcode do not ...Evan Cheng
2010-05-26Eliminate the use of PriorityQueue and just use a std::vector,Dan Gohman
2010-05-26Delete an unused function.Dan Gohman
2010-05-26Change push_all to a non-virtual function and implement it in theDan Gohman
2010-05-21Rename -pre-RA-sched=hybrid to -pre-RA-sched=list-hybrid.Evan Cheng
2010-05-20Allow targets more controls on what nodes are scheduled by reg pressure, what...Evan Cheng
2010-05-20Add a hybrid bottom up scheduler that reduce register usage while avoidingEvan Cheng
2010-04-07Three changes:Chris Lattner
2010-02-09move target-independent opcodes out of TargetInstrInfoChris Lattner
2010-02-05When the scheduler unfold a load folding instruction it move some of the pred...Evan Cheng
2010-01-23Remove the '-disable-scheduling' flag and replace it with the 'source' option ofBill Wendling
2010-01-06The previous code could potentially cause a cycle. Allow ordering w.r.t. a 0 ...Bill Wendling
2010-01-06Only check the ordering if there is an ordering for each nodes.Bill Wendling
2010-01-05Add a semi-primitive form of scheduling via the "SDNode ordering" to theBill Wendling
2010-01-05Change errs() to dbgs().David Greene
2009-10-25Remove includes of Support/Compiler.h that are no longer needed after theNick Lewycky
2009-10-25Remove VISIBILITY_HIDDEN from class/struct found inside anonymous namespaces.Nick Lewycky
2009-10-09The ScheduleDAG framework now requires an AliasAnalysis argument, thoughDan Gohman
2009-09-30Silence comparison always false warning in -Asserts mode.Reid Kleckner
2009-09-30Fix integer overflow in instruction scheduling. This can happen if we haveReid Kleckner
2009-08-23eliminate uses of cerr()Chris Lattner
2009-08-23remove a few DOUTs here and there.Chris Lattner
2009-08-11Split EVT into MVT and EVT, the former representing _just_ a primitive type, ...Owen Anderson
2009-08-10Rename MVT to EVT, in preparation for splitting SimpleValueType out into its ...Owen Anderson
2009-07-14llvm_unreachable->llvm_unreachable(0), LLVM_UNREACHABLE->llvm_unreachable.Torok Edwin
2009-07-11assert(0) -> LLVM_UNREACHABLE.Torok Edwin
2009-04-29Instead of passing in an unsigned value for the optimization level, use an enum,Bill Wendling
2009-04-29Second attempt:Bill Wendling
2009-04-28r70270 isn't ready yet. Back this out. Sorry for the noise.Bill Wendling
2009-04-28Massive check in. This changes the "-fast" flag to "-O#" in llc. If you want toBill Wendling
2009-04-16In the list-burr's pseudo two-addr dependency heuristics, don'tDan Gohman
2009-04-16Handle SUBREG_TO_REG instructions with the same heuristicsDan Gohman
2009-03-24Minor compile-time optimization; don't bother checkingDan Gohman
2009-03-24Add a pre-pass to the burr-list scheduler which makes adjustments toDan Gohman
2009-03-23When unfolding a load during scheduling, the new operator node hasDan Gohman
2009-03-23Fix canClobberPhysRegDefs to check all SDNodes grouped togetherDan Gohman
2009-03-20For inline asm output operand that matches an input. Encode the input operand...Evan Cheng