aboutsummaryrefslogtreecommitdiff
path: root/lib/CodeGen/SelectionDAG/ScheduleDAG.cpp
AgeCommit message (Expand)Author
2006-05-31commuteInstruction() does not always create a new MI!Evan Cheng
2006-05-31Eliminate a memory leak.Evan Cheng
2006-05-18lib/Target/Target.tdEvan Cheng
2006-05-16Move function-live-in-handling code from the sdisel code to the scheduler.Chris Lattner
2006-05-13Fixing 2006-05-01-SchedCausingSpills.ll; some clean upEvan Cheng
2006-05-12Refactor a bunch of includes so that TargetMachine.h doesn't have to includeOwen Anderson
2006-05-12Duh. That could take a long time.Evan Cheng
2006-05-12Add capability to scheduler to commute nodes for profit.Evan Cheng
2006-05-11Refactor scheduler code. Move register-reduction list scheduler to aEvan Cheng
2006-05-04Remove and simplify some more machineinstr/machineoperand stuff.Chris Lattner
2006-05-04Rename MO_VirtualRegister -> MO_Register. Clean up immediate handling.Chris Lattner
2006-05-04Remove a bunch more SparcV9 specific stuffChris Lattner
2006-05-03Refactor TargetMachine, pushing handling of TargetData into the target-specif...Owen Anderson
2006-04-22JumpTable support! What this represents is working asm and jit support forNate Begeman
2006-03-24fix spelloChris Lattner
2006-03-20TargetData doesn't know the alignment of vectors :(Chris Lattner
2006-03-10Move some simple-sched-specific instance vars to the simple scheduler.Chris Lattner
2006-03-10prune #includesChris Lattner
2006-03-10move some simple scheduler methods into the simple schedulerChris Lattner
2006-03-10Make EmitNode take a SDNode instead of a NodeInfo*Chris Lattner
2006-03-10Move the VRBase field from NodeInfo to being a separate, explicit, map.Chris Lattner
2006-03-10Push PrepareNodeInfo/IdentifyGroups down the inheritance hierarchyChris Lattner
2006-03-08Change the interface for getting a target HazardRecognizer to be more clean.Chris Lattner
2006-03-05When a hazard recognizer needs noops to be inserted, do so. This representsChris Lattner
2006-02-25Added an offset field to ConstantPoolSDNode.Evan Cheng
2006-02-24Pass all the flags to the asm printer, not just the # operands.Chris Lattner
2006-02-24rename NumOps -> NumVals to avoid shadowing a NumOps var in an outer scope.Chris Lattner
2006-02-24Refactor operand adding out to a new AddOperand methodChris Lattner
2006-02-23Record all of the expanded registers in the DAG and machine instr, fixingChris Lattner
2006-02-09Make MachineConstantPool entries alignments explicitChris Lattner
2006-02-04Fix VC++ warning.Jeff Cohen
2006-02-04Get rid of some memory leaks identified by ValgrindEvan Cheng
2006-02-04Add initial support for immediates. This allows us to compile this:Chris Lattner
2006-01-31Allow the specification of explicit alignments for constant pool entries.Evan Cheng
2006-01-31Handle physreg input/outputs. We now compile this:Chris Lattner
2006-01-26Teach the scheduler to emit the appropriate INLINEASM MachineInstr for anChris Lattner
2006-01-25No need to keep track of top and bottom nodes in a group since the vector isEvan Cheng
2006-01-25Keep track of bottom / top element of a set of flagged nodes.Evan Cheng
2006-01-23Factor out more instruction scheduler code to the base class.Evan Cheng
2006-01-21Do some code refactoring on Jim's scheduler in preparation of the new listEvan Cheng
2005-12-29purity++Duraid Madina
2005-12-21Disengage DEBUG_LOC from non-PPC targets.Jim Laskey
2005-12-19Amend comment.Jim Laskey
2005-12-19Create a strong dependency for loads following stores. This will leave aJim Laskey
2005-12-18Keep VC++ happy.Jeff Cohen
2005-12-18Fix a bug Sabre was having where the DAG root was a group. The group dominatorJim Laskey
2005-12-18Groups were not emitted if the dominator node and the node in the ordering listJim Laskey
2005-12-18Simplify codeChris Lattner
2005-12-01Support multiple ValueTypes per RegisterClass, needed for upcoming vectorNate Begeman
2005-11-30Added an index field to GlobalAddressSDNode so it can represent X+12, etc.Evan Cheng