aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2013-03-27Don't spill PPC VRSAVE on non-Darwin (even in SjLj)Hal Finkel
2013-03-26Make DIBuilder::createClassType more type safe by returning DICompositeType r...David Blaikie
2013-03-26DebugInfo: more support for mutating DICompositeType to reduce magic number u...David Blaikie
2013-03-26Add a boolean parameter to the ExecuteAndWait static function to indicatedChad Rosier
2013-03-26Use the full path when outputting the `.gcda' file.Bill Wendling
2013-03-26Add XTEST codegen supportMichael Liao
2013-03-26Add HLE target featureMichael Liao
2013-03-26Enable SandyBridgeModel for all modern Intel P6 descendants.Jakob Stoklund Olesen
2013-03-26Debug Info: Provide a means to update the members of a composite typeDavid Blaikie
2013-03-26Restore real bit lengths on PPC register numbersHal Finkel
2013-03-26TableGen SubtargetEmitter fix to allow A9 and Swift to coexist.Andrew Trick
2013-03-26Fix the register scavenger for targets that provide custom spillingHal Finkel
2013-03-26PPC: Use HWEncoding and TRI->getEncodingValueHal Finkel
2013-03-26R600/SIMCCodeEmitter.cpp: Prune a couple of unused members, STI and Ctx. [-Wu...NAKAMURA Takumi
2013-03-26Use multiple virtual registers in PPC CR spillingHal Finkel
2013-03-26Update PPCRegisterInfo's use of virtual registers to be SSAHal Finkel
2013-03-26Update PEI's virtual-register-based scavenging to support multiple simultaneo...Hal Finkel
2013-03-26Annotate the remaining x86 instructions with SchedRW lists.Jakob Stoklund Olesen
2013-03-26Annotate x87 and mmx instructions with SchedRW lists.Jakob Stoklund Olesen
2013-03-26Annotate control instructions with SchedRW lists.Jakob Stoklund Olesen
2013-03-26Annotate the rest of X86InstrInfo.td with SchedRW lists.Jakob Stoklund Olesen
2013-03-26Fix PRFCHW test on non-x86 buildsMichael Liao
2013-03-26BasicAA: Only query twice if the result of the more general query was MayAliasArnold Schwaighofer
2013-03-26Add PREFETCHW codegen supportMichael Liao
2013-03-26Add test case for commit r178031.Ulrich Weigand
2013-03-26Hexagon: Use multiclass for aslh, asrh, sxtb, sxth, zxtb and zxth.Jyotsna Verma
2013-03-26Make InstCombineCasts.cpp:OptimizeIntToFloatBitCast endian safe.Ulrich Weigand
2013-03-26Hexagon: Remove HexagonMCInst.h file. It has been replaced with MCTargetDesc/...Jyotsna Verma
2013-03-26Revert ARM Scheduler Model: Add resources instructions, map resourcesArnold Schwaighofer
2013-03-26Remove default case from fully covered switch.Benjamin Kramer
2013-03-26R600/SI: improve post ISel foldingChristian Konig
2013-03-26R600/SI: improve vector interpolationChristian Konig
2013-03-26R600/SI: avoid unecessary subreg extraction in IMAGE_SAMPLEChristian Konig
2013-03-26R600/SI: switch back to RegPressure schedulingChristian Konig
2013-03-26R600/SI: mark most intrinsics as readnone v2Christian Konig
2013-03-26R600/SI: replace WQM intrinsicChristian Konig
2013-03-26R600/SI: fix ELSE pseudo op handlingChristian Konig
2013-03-26Patch by Gordon Keiser!Joe Abbey
2013-03-26[ASan] Change the ABI of __asan_before_dynamic_init function: now it takes po...Alexey Samsonov
2013-03-26PowerPC: Mark patterns as isCodeGenOnly.Ulrich Weigand
2013-03-26PowerPC: Simplify handling of fixups.Ulrich Weigand
2013-03-26PowerPC: Simplify FADD in round-to-zero mode.Ulrich Weigand
2013-03-26PowerPC: Remove LDrs pattern.Ulrich Weigand
2013-03-26PowerPC: Remove ADDIL patterns.Ulrich Weigand
2013-03-26PowerPC: Use CCBITRC operand for ISEL patterns.Ulrich Weigand
2013-03-26PowerPC: Simplify BLR pattern.Ulrich Weigand
2013-03-26PowerPC: Move some 64-bit branch patterns.Ulrich Weigand
2013-03-26R600: fix DenseMap with pointer key iteration in the structurizerChristian Konig
2013-03-26Add asan/msan to the list of available features in LIT test runnerAlexey Samsonov
2013-03-26Add CMake option LLVM_USE_SANITIZER={Address,Memory,MemoryWithOrigins} to sim...Alexey Samsonov
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2025-08-15 23:29:17 +0000