aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--lib/Target/Target.td2
-rw-r--r--utils/TableGen/CodeGenTarget.cpp2
2 files changed, 2 insertions, 2 deletions
diff --git a/lib/Target/Target.td b/lib/Target/Target.td
index 01ee17ef7c..fc79f59204 100644
--- a/lib/Target/Target.td
+++ b/lib/Target/Target.td
@@ -143,7 +143,7 @@ class Instruction {
bit isCommutable = 0; // Is this 3 operand instruction commutable?
bit isTerminator = 0; // Is this part of the terminator for a basic block?
bit hasDelaySlot = 0; // Does this instruction have an delay slot?
- bit usesCustomDAGSChedInserter = 0; // Pseudo instr needing special help.
+ bit usesCustomDAGSchedInserter = 0; // Pseudo instr needing special help.
}
diff --git a/utils/TableGen/CodeGenTarget.cpp b/utils/TableGen/CodeGenTarget.cpp
index b3bb46db99..bd02ccdcef 100644
--- a/utils/TableGen/CodeGenTarget.cpp
+++ b/utils/TableGen/CodeGenTarget.cpp
@@ -250,7 +250,7 @@ CodeGenInstruction::CodeGenInstruction(Record *R, const std::string &AsmStr)
isCommutable = R->getValueAsBit("isCommutable");
isTerminator = R->getValueAsBit("isTerminator");
hasDelaySlot = R->getValueAsBit("hasDelaySlot");
- usesCustomDAGSchedInserter = R->getValueAsBit("usesCustomDAGSChedInserter");
+ usesCustomDAGSchedInserter = R->getValueAsBit("usesCustomDAGSchedInserter");
hasVariableNumberOfOperands = false;
try {