diff options
| -rw-r--r-- | CREDITS.TXT | 4 | ||||
| -rw-r--r-- | autoconf/configure.ac | 3 | ||||
| -rw-r--r-- | lib/Target/CellSPU/SPUCallingConv.td | 3 |
3 files changed, 6 insertions, 4 deletions
diff --git a/CREDITS.TXT b/CREDITS.TXT index bf02b165ec..c4e0bb7eff 100644 --- a/CREDITS.TXT +++ b/CREDITS.TXT @@ -257,3 +257,7 @@ W: http://web.mac.com/bwendling/ D: Darwin exception handling D: MMX & SSSE3 instructions D: SPEC2006 support + +N: Scott Michel +E: scottm@aero.org +D: Added STI Cell SPU backend. diff --git a/autoconf/configure.ac b/autoconf/configure.ac index 9a183d4fcf..979e3a8986 100644 --- a/autoconf/configure.ac +++ b/autoconf/configure.ac @@ -363,8 +363,7 @@ AC_ARG_ENABLE([targets],AS_HELP_STRING([--enable-targets], [Build specific host targets: all,host-only,{target-name} (default=all)]),, enableval=all) case "$enableval" in - # Note: Add "CellSPU" to all when fully functional. - all) TARGETS_TO_BUILD="X86 Sparc PowerPC Alpha IA64 ARM Mips" ;; + all) TARGETS_TO_BUILD="X86 Sparc PowerPC Alpha IA64 ARM Mips CellSPU" ;; host-only) case "$llvm_cv_target_arch" in x86) TARGETS_TO_BUILD="X86" ;; diff --git a/lib/Target/CellSPU/SPUCallingConv.td b/lib/Target/CellSPU/SPUCallingConv.td index 93a4000b85..47f8f3ca61 100644 --- a/lib/Target/CellSPU/SPUCallingConv.td +++ b/lib/Target/CellSPU/SPUCallingConv.td @@ -48,7 +48,6 @@ def CC_SPU : CallingConv<[ // The first 12 Vector arguments are passed in altivec registers. CCIfType<[v16i8, v8i16, v4i32, v4f32], CCAssignToReg<[V2, V3, V4, V5, V6, V7, V8, V9, V10,V11,V12,V13]>> - */ /* // Integer/FP values get stored in stack slots that are 8 bytes in size and // 8-byte aligned if there are no more registers to hold them. @@ -56,6 +55,6 @@ def CC_SPU : CallingConv<[ // Vectors get 16-byte stack slots that are 16-byte aligned. CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64], - CCAssignToStack<16, 16>> + CCAssignToStack<16, 16>>*/ ]>; */ |