aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--lib/Target/MSP430/MSP430ISelDAGToDAG.cpp28
1 files changed, 14 insertions, 14 deletions
diff --git a/lib/Target/MSP430/MSP430ISelDAGToDAG.cpp b/lib/Target/MSP430/MSP430ISelDAGToDAG.cpp
index 4b6a83c7dd..b7d928249c 100644
--- a/lib/Target/MSP430/MSP430ISelDAGToDAG.cpp
+++ b/lib/Target/MSP430/MSP430ISelDAGToDAG.cpp
@@ -165,10 +165,10 @@ bool MSP430DAGToDAGISel::IsLegalAndProfitableToFold(SDNode *N, SDNode *U,
if (OptLevel == CodeGenOpt::None) return false;
/// RMW preprocessing creates the following code:
- /// [Load1]
- /// ^ ^
- /// | \
- /// | \
+ /// [Load1]
+ /// ^ ^
+ /// / |
+ /// / |
/// [Load2] |
/// ^ ^ |
/// | | |
@@ -328,16 +328,16 @@ static bool isRMWLoad(SDValue N, SDValue Chain, SDValue Address,
/// We also recognize the case where second operand of Op is load as well and
/// move it below token factor as well creating DAG as follows:
///
-/// [Load chain]
-/// ^
-/// |
-/// [TokenFactor]
-/// ^
-/// |
-/// [Load1]
-/// ^ ^
-/// | \
-/// | \
+/// [Load chain]
+/// ^
+/// |
+/// [TokenFactor]
+/// ^
+/// |
+/// [Load1]
+/// ^ ^
+/// / |
+/// / |
/// [Load2] |
/// ^ ^ |
/// | | |