aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/Thumb
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2011-07-07 03:55:05 +0000
committerEvan Cheng <evan.cheng@apple.com>2011-07-07 03:55:05 +0000
commit39dfb0ff848be6b380ca81ff95d4ca4e0ae09c76 (patch)
tree0c4371425daad97700cfaee4ad5fde935ff33bc7 /test/CodeGen/Thumb
parent6a6b8c3e96b9e1ca7092eafd0cfb219cbbfbdfc4 (diff)
Change some ARM subtarget features to be single bit yes/no in order to sink them down to MC layer. Also fix tests.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134590 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/Thumb')
-rw-r--r--test/CodeGen/Thumb/barrier.ll2
1 files changed, 1 insertions, 1 deletions
diff --git a/test/CodeGen/Thumb/barrier.ll b/test/CodeGen/Thumb/barrier.ll
index 419c3baa3d..d39b50f0a9 100644
--- a/test/CodeGen/Thumb/barrier.ll
+++ b/test/CodeGen/Thumb/barrier.ll
@@ -1,6 +1,6 @@
; RUN: llc < %s -mtriple=thumbv6-apple-darwin | FileCheck %s -check-prefix=V6
; RUN: llc < %s -mtriple=thumbv7-apple-darwin -mattr=-db | FileCheck %s -check-prefix=V6
-; RUN: llc < %s -march=thumb -mattr=+v6m | FileCheck %s -check-prefix=V6M
+; RUN: llc < %s -march=thumb -mcpu=cortex-m0 | FileCheck %s -check-prefix=V6M
declare void @llvm.memory.barrier(i1 , i1 , i1 , i1 , i1)