aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/R600/lshl.ll
diff options
context:
space:
mode:
authorChristian Konig <christian.koenig@amd.com>2013-03-27 09:12:44 +0000
committerChristian Konig <christian.koenig@amd.com>2013-03-27 09:12:44 +0000
commita62b1a149ad1c6785700ef4deb53f835d5646e59 (patch)
treebc07f62bde100a1ff0140f8b1495dbb05735486f /test/CodeGen/R600/lshl.ll
parent240b7f3324da70937d4fe6d0bd7278ae82849114 (diff)
R600/SI: add srl/sha patterns for SI
Signed-off-by: Christian König <christian.koenig@amd.com> Reviewed-by: Michel Dänzer <michel.daenzer@amd.com> Tested-by: Michel Dänzer <michel.daenzer@amd.com> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@178125 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/R600/lshl.ll')
-rw-r--r--test/CodeGen/R600/lshl.ll14
1 files changed, 14 insertions, 0 deletions
diff --git a/test/CodeGen/R600/lshl.ll b/test/CodeGen/R600/lshl.ll
new file mode 100644
index 0000000000..328451c1e7
--- /dev/null
+++ b/test/CodeGen/R600/lshl.ll
@@ -0,0 +1,14 @@
+;RUN: llc < %s -march=r600 -mcpu=SI | FileCheck %s
+
+;CHECK: V_LSHL_B32_e64 VGPR0, VGPR0, 1, 0, 0, 0, 0
+
+define void @test(i32 %p) {
+ %i = mul i32 %p, 2
+ %r = bitcast i32 %i to float
+ call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %r, float %r, float %r, float %r)
+ ret void
+}
+
+declare <4 x float> @llvm.SI.sample.(i32, <4 x i32>, <8 x i32>, <4 x i32>, i32) readnone
+
+declare void @llvm.SI.export(i32, i32, i32, i32, i32, float, float, float, float)