diff options
author | Andrew Lenharth <andrewl@lenharth.org> | 2005-05-26 18:18:34 +0000 |
---|---|---|
committer | Andrew Lenharth <andrewl@lenharth.org> | 2005-05-26 18:18:34 +0000 |
commit | 69520ed67a851fe303a2b665ca27fce99663eaf0 (patch) | |
tree | ea8ceba418a5f2c8c5c496feeb99d97cc04d49b8 /lib/Target/Alpha/AlphaISelPattern.cpp | |
parent | f5f37f0d8fe6f5fe08cdd1f2a81f78cebffee259 (diff) |
Fix 2005-05-12-Int64ToFP
The issue is there is no unsigned -> double conversion, only signed. So I
need to test the sign and do a different thing depending on it. Ideally
this should be in a different BB, but in the mean time, I use a branch
free method.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22177 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Alpha/AlphaISelPattern.cpp')
-rw-r--r-- | lib/Target/Alpha/AlphaISelPattern.cpp | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/lib/Target/Alpha/AlphaISelPattern.cpp b/lib/Target/Alpha/AlphaISelPattern.cpp index d7dab5d0a5..7314f7eed7 100644 --- a/lib/Target/Alpha/AlphaISelPattern.cpp +++ b/lib/Target/Alpha/AlphaISelPattern.cpp @@ -1165,6 +1165,32 @@ unsigned ISel::SelectExprFP(SDOperand N, unsigned Result) } case ISD::UINT_TO_FP: + { + //FIXME: First test if we will have problems with the sign bit before doing the slow thing + assert (N.getOperand(0).getValueType() == MVT::i64 + && "only quads can be loaded from"); + Tmp1 = SelectExpr(N.getOperand(0)); // Get the operand register + Tmp2 = MakeReg(MVT::i64); + BuildMI(BB, Alpha::SRL, 2, Tmp2).addReg(Tmp1).addImm(1); + Tmp3 = MakeReg(MVT::i64); + BuildMI(BB, Alpha::CMPLT, 2, Tmp3).addReg(Tmp1).addReg(Alpha::R31); + unsigned Tmp4 = MakeReg(MVT::f64), Tmp5 = MakeReg(MVT::f64), Tmp6 = MakeReg(MVT::f64); + MoveInt2FP(Tmp1, Tmp4, true); + MoveInt2FP(Tmp2, Tmp5, true); + MoveInt2FP(Tmp3, Tmp6, true); + Tmp1 = MakeReg(MVT::f64); + Tmp2 = MakeReg(MVT::f64); + Opc = DestType == MVT::f64 ? Alpha::CVTQT : Alpha::CVTQS; + BuildMI(BB, Opc, 1, Tmp1).addReg(Tmp4); + BuildMI(BB, Opc, 1, Tmp2).addReg(Tmp5); + Tmp3 = MakeReg(MVT::f64); + BuildMI(BB, Alpha::ADDT, 2, Tmp3).addReg(Tmp2).addReg(Tmp2); + //Ok, now tmp1 had the plain covereted + //tmp3 has the reduced converted and added + //tmp6 has the conditional to use + BuildMI(BB, Alpha::FCMOVNE, 3, Result).addReg(Tmp1).addReg(Tmp3).addReg(Tmp6); + return Result; + } case ISD::SINT_TO_FP: { assert (N.getOperand(0).getValueType() == MVT::i64 |