aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/Alpha/AlphaISelPattern.cpp
diff options
context:
space:
mode:
authorAndrew Lenharth <andrewl@lenharth.org>2005-09-06 17:00:23 +0000
committerAndrew Lenharth <andrewl@lenharth.org>2005-09-06 17:00:23 +0000
commit46a776e66424bdda739a14f7184f316242a36a6f (patch)
tree708bdc2f6122b09e3229d234810fa3271dbab2c1 /lib/Target/Alpha/AlphaISelPattern.cpp
parent92cce90c66f9b231275db210f1df97efe21c2dd5 (diff)
Fix up the AssertXext problem, as well as adding it at calls
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23246 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Alpha/AlphaISelPattern.cpp')
-rw-r--r--lib/Target/Alpha/AlphaISelPattern.cpp15
1 files changed, 9 insertions, 6 deletions
diff --git a/lib/Target/Alpha/AlphaISelPattern.cpp b/lib/Target/Alpha/AlphaISelPattern.cpp
index cc0392bdde..8a377d056a 100644
--- a/lib/Target/Alpha/AlphaISelPattern.cpp
+++ b/lib/Target/Alpha/AlphaISelPattern.cpp
@@ -691,10 +691,16 @@ unsigned AlphaISel::SelectExpr(SDOperand N) {
unsigned &Reg = ExprMap[N];
if (Reg) return Reg;
- if (N.getOpcode() != ISD::CALL && N.getOpcode() != ISD::TAILCALL)
+ switch(N.getOpcode()) {
+ default:
Reg = Result = (N.getValueType() != MVT::Other) ?
MakeReg(N.getValueType()) : notIn;
- else {
+ break;
+ case ISD::AssertSext:
+ case ISD::AssertZext:
+ return Reg = SelectExpr(N.getOperand(0));
+ case ISD::CALL:
+ case ISD::TAILCALL:
// If this is a call instruction, make sure to prepare ALL of the result
// values as well as the chain.
if (Node->getNumValues() == 1)
@@ -706,6 +712,7 @@ unsigned AlphaISel::SelectExpr(SDOperand N) {
ExprMap[N.getValue(i)] = MakeReg(Node->getValueType(i));
ExprMap[SDOperand(Node, Node->getNumValues()-1)] = notIn;
}
+ break;
}
switch (opcode) {
@@ -1003,10 +1010,6 @@ unsigned AlphaISel::SelectExpr(SDOperand N) {
switch (Node->getValueType(0)) {
default: Node->dump(); assert(0 && "Unknown value type for call result!");
case MVT::Other: return notIn;
- case MVT::i1:
- case MVT::i8:
- case MVT::i16:
- case MVT::i32:
case MVT::i64:
BuildMI(BB, Alpha::BIS, 2, Result).addReg(Alpha::R0).addReg(Alpha::R0);
break;