aboutsummaryrefslogtreecommitdiff
path: root/docs/CodeGenerator.html
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2012-06-01 23:28:34 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2012-06-01 23:28:34 +0000
commit22de91aec556d44ee580c2e42f45c7675da98349 (patch)
tree176733daa6948bc12da6a25b4b129932de93979b /docs/CodeGenerator.html
parent396618b43a85e12d290a90b181c6af5d7c0c5f11 (diff)
Remove the old register list functions from MCRegisterInfo.
These functions exposed the layout of the underlying data tables as null-terminated uint16_t arrays. Use the new MCSubRegIterator, MCSuperRegIterator, and MCRegAliasIterator classes instead. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@157855 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'docs/CodeGenerator.html')
-rw-r--r--docs/CodeGenerator.html6
1 files changed, 3 insertions, 3 deletions
diff --git a/docs/CodeGenerator.html b/docs/CodeGenerator.html
index 2829a94d4b..672dc294a7 100644
--- a/docs/CodeGenerator.html
+++ b/docs/CodeGenerator.html
@@ -1626,9 +1626,9 @@ def : Pat&lt;(i32 imm:$imm),
the registers <tt>EAX</tt>, <tt>AX</tt> and <tt>AL</tt> share the first eight
bits. These physical registers are marked as <i>aliased</i> in LLVM. Given a
particular architecture, you can check which registers are aliased by
- inspecting its <tt>RegisterInfo.td</tt> file. Moreover, the method
- <tt>MCRegisterInfo::getAliasSet(p_reg)</tt> returns an array containing
- all the physical registers aliased to the register <tt>p_reg</tt>.</p>
+ inspecting its <tt>RegisterInfo.td</tt> file. Moreover, the class
+ <tt>MCRegAliasIterator</tt> enumerates all the physical registers aliased to
+ a register.</p>
<p>Physical registers, in LLVM, are grouped in <i>Register Classes</i>.
Elements in the same register class are functionally equivalent, and can be