aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2009-01-19 18:57:29 +0000
committerEvan Cheng <evan.cheng@apple.com>2009-01-19 18:57:29 +0000
commitc1a168a0fcbc7483a879e617e91824c4a7e6eece (patch)
tree390687f24562b855260d14823997f20cdfa44dac
parent5fc742d5b2b647b3dce2c9ba943a2499d980c347 (diff)
Fix 80 col violations.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@62518 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/PowerPC/PPCISelDAGToDAG.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/lib/Target/PowerPC/PPCISelDAGToDAG.cpp b/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
index c43acdb5c2..6ad183f8ca 100644
--- a/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
+++ b/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
@@ -1114,8 +1114,8 @@ SDNode *PPCDAGToDAGISel::Select(SDValue Op) {
N2.getOperand(1).getOpcode() == PPCISD::Lo)
N2 = N2.getOperand(0).getOperand(1).getOperand(0);
else if (N2.getOperand(0).getOpcode() == ISD::ADD &&
- N2.getOperand(0).getOperand(0).getOpcode() == PPCISD::GlobalBaseReg &&
- N2.getOperand(0).getOperand(1).getOpcode() == PPCISD::Lo &&
+ N2.getOperand(0).getOperand(0).getOpcode() == PPCISD::GlobalBaseReg &&
+ N2.getOperand(0).getOperand(1).getOpcode() == PPCISD::Lo &&
N2.getOperand(1).getOpcode() == PPCISD::Hi)
N2 = N2.getOperand(0).getOperand(1).getOperand(0);
else if (N2.getOperand(0).getOpcode() == PPCISD::Hi &&