diff options
author | Chris Lattner <sabre@nondot.org> | 2005-08-25 21:39:42 +0000 |
---|---|---|
committer | Chris Lattner <sabre@nondot.org> | 2005-08-25 21:39:42 +0000 |
commit | 957fcfbd8935b2973376167861a53e4a9220aefc (patch) | |
tree | 1df1a8ee706ac8e482c9447eb34f867fae3ff300 | |
parent | 64906a06b3d1cafec41c6b562f0f8130724decf6 (diff) |
Implement setcc correctly for G5 and non-G5 systems
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23060 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 28 |
1 files changed, 17 insertions, 11 deletions
diff --git a/lib/Target/PowerPC/PPCISelDAGToDAG.cpp b/lib/Target/PowerPC/PPCISelDAGToDAG.cpp index 08d86388b9..1790e0ca90 100644 --- a/lib/Target/PowerPC/PPCISelDAGToDAG.cpp +++ b/lib/Target/PowerPC/PPCISelDAGToDAG.cpp @@ -1087,17 +1087,23 @@ SDOperand PPC32DAGToDAGISel::Select(SDOperand Op) { SDOperand CCReg = SelectCC(Select(N->getOperand(0)), Select(N->getOperand(1)), CC); SDOperand IntCR; - if (TLI.getTargetMachine().getSubtarget<PPCSubtarget>().isGigaProcessor()) { - IntCR = CurDAG->getTargetNode(PPC::MFOCRF, MVT::i32, CCReg); - } else { - assert(0 && "Not imp yet!"); - // FIXME: HOW DO WE DO THIS?? -#if 0 - //SDOperand CR7Op = CurDAG->getCopyToReg(); - BuildMI(BB, PPC::MCRF, 1, PPC::CR7).addReg(CCReg); - BuildMI(BB, PPC::MFCR, 0, IntCR); -#endif - } + + // Force the ccreg into CR7. + SDOperand CR7Reg = CurDAG->getRegister(PPC::CR7, MVT::i32); + + std::vector<MVT::ValueType> VTs; + VTs.push_back(MVT::Other); + VTs.push_back(MVT::Flag); // NONSTANDARD CopyToReg node: defines a flag + std::vector<SDOperand> Ops; + Ops.push_back(CurDAG->getEntryNode()); + Ops.push_back(CR7Reg); + Ops.push_back(CCReg); + CCReg = CurDAG->getNode(ISD::CopyToReg, VTs, Ops).getValue(1); + + if (TLI.getTargetMachine().getSubtarget<PPCSubtarget>().isGigaProcessor()) + IntCR = CurDAG->getTargetNode(PPC::MFOCRF, MVT::i32, CR7Reg, CCReg); + else + IntCR = CurDAG->getTargetNode(PPC::MFCR, MVT::i32, CCReg); if (!Inv) { CurDAG->SelectNodeTo(N, MVT::i32, PPC::RLWINM, IntCR, |