<feed xmlns='http://www.w3.org/2005/Atom'>
<title>llvm/test/CodeGen, branch release_33</title>
<subtitle>http://llvm.org</subtitle>
<id>https://git.amat.us/llvm/atom/test/CodeGen?h=release_33</id>
<link rel='self' href='https://git.amat.us/llvm/atom/test/CodeGen?h=release_33'/>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/'/>
<updated>2013-05-10T18:23:11Z</updated>
<entry>
<title>Merging r181397:</title>
<updated>2013-05-10T18:23:11Z</updated>
<author>
<name>Bill Wendling</name>
<email>isanbard@gmail.com</email>
</author>
<published>2013-05-10T18:23:11Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=0a3c6b4fcc83c9bc27823de65bd6c0915cebbda0'/>
<id>urn:sha1:0a3c6b4fcc83c9bc27823de65bd6c0915cebbda0</id>
<content type='text'>
------------------------------------------------------------------------
r181397 | nicholas | 2013-05-08 02:00:10 -0700 (Wed, 08 May 2013) | 3 lines

Fix a bug in codegenprep where it was losing track of values OptimizeMemoryInst
by switching to a ValueMap. Patch by Andrea DiBiagio!

------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_33@181619 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Merging r181423:</title>
<updated>2013-05-09T07:33:50Z</updated>
<author>
<name>Bill Wendling</name>
<email>isanbard@gmail.com</email>
</author>
<published>2013-05-09T07:33:50Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=5f32469bd4d236a84313580c97085abb385ed605'/>
<id>urn:sha1:5f32469bd4d236a84313580c97085abb385ed605</id>
<content type='text'>
------------------------------------------------------------------------
r181423 | hfinkel | 2013-05-08 05:16:14 -0700 (Wed, 08 May 2013) | 5 lines

PPCInstrInfo::optimizeCompareInstr should not optimize FP compares

The floating-point record forms on PPC don't set the condition register bits
based on a comparison with zero (like the integer record forms do), but rather
based on the exception status bits.
------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_33@181507 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Reduce attributes.</title>
<updated>2013-05-06T20:57:23Z</updated>
<author>
<name>Bill Wendling</name>
<email>isanbard@gmail.com</email>
</author>
<published>2013-05-06T20:57:23Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=d87dceb8d63a15531d775b02a0fb854178931e99'/>
<id>urn:sha1:d87dceb8d63a15531d775b02a0fb854178931e99</id>
<content type='text'>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181245 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>R600: Emit config values in register / value pairs</title>
<updated>2013-05-06T17:50:51Z</updated>
<author>
<name>Tom Stellard</name>
<email>thomas.stellard@amd.com</email>
</author>
<published>2013-05-06T17:50:51Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=f07b5373d7493d29cd758ababf135c2d0d8da127'/>
<id>urn:sha1:f07b5373d7493d29cd758ababf135c2d0d8da127</id>
<content type='text'>
Reviewed-by: Vincent Lejeune &lt;vljn@ovi.com&gt;
Tested-By: Aaron Watry &lt;awatry@gmail.com&gt;

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181228 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>R600: Stop emitting the instruction type byte before each instruction</title>
<updated>2013-05-06T17:50:44Z</updated>
<author>
<name>Tom Stellard</name>
<email>thomas.stellard@amd.com</email>
</author>
<published>2013-05-06T17:50:44Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=4f3d8a644043f85063ef7aac1ff87bfd4d83ca4c'/>
<id>urn:sha1:4f3d8a644043f85063ef7aac1ff87bfd4d83ca4c</id>
<content type='text'>
Reviewed-by: Vincent Lejeune &lt;vljn@ovi.com&gt;
Tested-By: Aaron Watry &lt;awatry@gmail.com&gt;

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181225 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>R600: Emit ISA for CALL_FS_* instructions</title>
<updated>2013-05-06T17:50:26Z</updated>
<author>
<name>Tom Stellard</name>
<email>thomas.stellard@amd.com</email>
</author>
<published>2013-05-06T17:50:26Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=58bf662c066bfd11aa945335440be96eee0e06d1'/>
<id>urn:sha1:58bf662c066bfd11aa945335440be96eee0e06d1</id>
<content type='text'>
Reviewed-by: Vincent Lejeune &lt;vljn@ovi.com&gt;
Tested-By: Aaron Watry &lt;awatry@gmail.com&gt;

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181223 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>[SystemZ] Add CodeGen test cases</title>
<updated>2013-05-06T16:17:29Z</updated>
<author>
<name>Ulrich Weigand</name>
<email>ulrich.weigand@de.ibm.com</email>
</author>
<published>2013-05-06T16:17:29Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=b503b49b5105b6aad7d2a015468b84b0f64dfe8e'/>
<id>urn:sha1:b503b49b5105b6aad7d2a015468b84b0f64dfe8e</id>
<content type='text'>
This adds all CodeGen tests for the SystemZ target.

This version of the patch incorporates feedback from a review by
Sean Silva.  Thanks to all reviewers!

Patch by Richard Sandiford.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181204 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Fix slightly too aggressive conact_vector optimization.</title>
<updated>2013-05-06T08:06:13Z</updated>
<author>
<name>Michael Kuperstein</name>
<email>michael.m.kuperstein@intel.com</email>
</author>
<published>2013-05-06T08:06:13Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=2720248ae5b0201a7bdba57f3625869b578f2a5d'/>
<id>urn:sha1:2720248ae5b0201a7bdba57f3625869b578f2a5d</id>
<content type='text'>
(Would sometimes optimize away conacts used to extend a vector with undef values)

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181186 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Add a testcase that checks that we generate functions with frame</title>
<updated>2013-05-06T05:45:57Z</updated>
<author>
<name>Bill Wendling</name>
<email>isanbard@gmail.com</email>
</author>
<published>2013-05-06T05:45:57Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=10c6d2c84c266ffb24ec1037e51fe79e579ecb60'/>
<id>urn:sha1:10c6d2c84c266ffb24ec1037e51fe79e579ecb60</id>
<content type='text'>
pointers or not depending upon the function attributes.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181180 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Test case for r181160 and r181161. rdar://13782395</title>
<updated>2013-05-05T18:07:15Z</updated>
<author>
<name>Evan Cheng</name>
<email>evan.cheng@apple.com</email>
</author>
<published>2013-05-05T18:07:15Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/llvm/commit/?id=9f2bebbc288354f0818f3a319a91cc7efd09ef93'/>
<id>urn:sha1:9f2bebbc288354f0818f3a319a91cc7efd09ef93</id>
<content type='text'>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181162 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
</feed>
