1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
|
#ifndef __pinmux_defs_h
#define __pinmux_defs_h
/*
* This file is autogenerated from
* file: pinmux.r
*
* by ../../../tools/rdesc/bin/rdes2c -outfile pinmux_defs.h pinmux.r
* Any changes here will be lost.
*
* -*- buffer-read-only: t -*-
*/
/* Main access macros */
#ifndef REG_RD
#define REG_RD( scope, inst, reg ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR
#define REG_WR( scope, inst, reg, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_VECT
#define REG_RD_VECT( scope, inst, reg, index ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_VECT
#define REG_WR_VECT( scope, inst, reg, index, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT
#define REG_RD_INT( scope, inst, reg ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR_INT
#define REG_WR_INT( scope, inst, reg, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT_VECT
#define REG_RD_INT_VECT( scope, inst, reg, index ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_INT_VECT
#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_TYPE_CONV
#define REG_TYPE_CONV( type, orgtype, val ) \
( { union { orgtype o; type n; } r; r.o = val; r.n; } )
#endif
#ifndef reg_page_size
#define reg_page_size 8192
#endif
#ifndef REG_ADDR
#define REG_ADDR( scope, inst, reg ) \
( (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_ADDR_VECT
#define REG_ADDR_VECT( scope, inst, reg, index ) \
( (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
/* C-code for register scope pinmux */
/* Register rw_hwprot, scope pinmux, type rw */
typedef struct {
unsigned int eth : 1;
unsigned int eth_mdio : 1;
unsigned int geth : 1;
unsigned int tg : 1;
unsigned int tg_clk : 1;
unsigned int vout : 1;
unsigned int vout_sync : 1;
unsigned int ser1 : 1;
unsigned int ser2 : 1;
unsigned int ser3 : 1;
unsigned int ser4 : 1;
unsigned int sser : 1;
unsigned int pwm0 : 1;
unsigned int pwm1 : 1;
unsigned int pwm2 : 1;
unsigned int timer0 : 1;
unsigned int timer1 : 1;
unsigned int pio : 1;
unsigned int i2c0 : 1;
unsigned int i2c1 : 1;
unsigned int i2c1_sda1 : 1;
unsigned int i2c1_sda2 : 1;
unsigned int i2c1_sda3 : 1;
unsigned int i2c1_sen : 1;
unsigned int dummy1 : 8;
} reg_pinmux_rw_hwprot;
#define REG_RD_ADDR_pinmux_rw_hwprot 0
#define REG_WR_ADDR_pinmux_rw_hwprot 0
/* Register rw_gio_pa, scope pinmux, type rw */
typedef struct {
unsigned int pa0 : 1;
unsigned int pa1 : 1;
unsigned int pa2 : 1;
unsigned int pa3 : 1;
unsigned int pa4 : 1;
unsigned int pa5 : 1;
unsigned int pa6 : 1;
unsigned int pa7 : 1;
unsigned int pa8 : 1;
unsigned int pa9 : 1;
unsigned int pa10 : 1;
unsigned int pa11 : 1;
unsigned int pa12 : 1;
unsigned int pa13 : 1;
unsigned int pa14 : 1;
unsigned int pa15 : 1;
unsigned int pa16 : 1;
unsigned int pa17 : 1;
unsigned int pa18 : 1;
unsigned int pa19 : 1;
unsigned int pa20 : 1;
unsigned int pa21 : 1;
unsigned int pa22 : 1;
unsigned int pa23 : 1;
unsigned int pa24 : 1;
unsigned int pa25 : 1;
unsigned int pa26 : 1;
unsigned int pa27 : 1;
unsigned int pa28 : 1;
unsigned int pa29 : 1;
unsigned int pa30 : 1;
unsigned int pa31 : 1;
} reg_pinmux_rw_gio_pa;
#define REG_RD_ADDR_pinmux_rw_gio_pa 4
#define REG_WR_ADDR_pinmux_rw_gio_pa 4
/* Register rw_gio_pb, scope pinmux, type rw */
typedef struct {
unsigned int pb0 : 1;
unsigned int pb1 : 1;
unsigned int pb2 : 1;
unsigned int pb3 : 1;
unsigned int pb4 : 1;
unsigned int pb5 : 1;
unsigned int pb6 : 1;
unsigned int pb7 : 1;
unsigned int pb8 : 1;
unsigned int pb9 : 1;
unsigned int pb10 : 1;
unsigned int pb11 : 1;
unsigned int pb12 : 1;
unsigned int pb13 : 1;
unsigned int pb14 : 1;
unsigned int pb15 : 1;
unsigned int pb16 : 1;
unsigned int pb17 : 1;
unsigned int pb18 : 1;
unsigned int pb19 : 1;
unsigned int pb20 : 1;
unsigned int pb21 : 1;
unsigned int pb22 : 1;
unsigned int pb23 : 1;
unsigned int pb24 : 1;
unsigned int pb25 : 1;
unsigned int pb26 : 1;
unsigned int pb27 : 1;
unsigned int pb28 : 1;
unsigned int pb29 : 1;
unsigned int pb30 : 1;
unsigned int pb31 : 1;
} reg_pinmux_rw_gio_pb;
#define REG_RD_ADDR_pinmux_rw_gio_pb 8
#define REG_WR_ADDR_pinmux_rw_gio_pb 8
/* Register rw_gio_pc, scope pinmux, type rw */
typedef struct {
unsigned int pc0 : 1;
unsigned int pc1 : 1;
unsigned int pc2 : 1;
unsigned int pc3 : 1;
unsigned int pc4 : 1;
unsigned int pc5 : 1;
unsigned int pc6 : 1;
unsigned int pc7 : 1;
unsigned int pc8 : 1;
unsigned int pc9 : 1;
unsigned int pc10 : 1;
unsigned int pc11 : 1;
unsigned int pc12 : 1;
unsigned int pc13 : 1;
unsigned int pc14 : 1;
unsigned int pc15 : 1;
unsigned int dummy1 : 16;
} reg_pinmux_rw_gio_pc;
#define REG_RD_ADDR_pinmux_rw_gio_pc 12
#define REG_WR_ADDR_pinmux_rw_gio_pc 12
/* Register rw_iop_pa, scope pinmux, type rw */
typedef struct {
unsigned int pa0 : 1;
unsigned int pa1 : 1;
unsigned int pa2 : 1;
unsigned int pa3 : 1;
unsigned int pa4 : 1;
unsigned int pa5 : 1;
unsigned int pa6 : 1;
unsigned int pa7 : 1;
unsigned int pa8 : 1;
unsigned int pa9 : 1;
unsigned int pa10 : 1;
unsigned int pa11 : 1;
unsigned int pa12 : 1;
unsigned int pa13 : 1;
unsigned int pa14 : 1;
unsigned int pa15 : 1;
unsigned int pa16 : 1;
unsigned int pa17 : 1;
unsigned int pa18 : 1;
unsigned int pa19 : 1;
unsigned int pa20 : 1;
unsigned int pa21 : 1;
unsigned int pa22 : 1;
unsigned int pa23 : 1;
unsigned int pa24 : 1;
unsigned int pa25 : 1;
unsigned int pa26 : 1;
unsigned int pa27 : 1;
unsigned int pa28 : 1;
unsigned int pa29 : 1;
unsigned int pa30 : 1;
unsigned int pa31 : 1;
} reg_pinmux_rw_iop_pa;
#define REG_RD_ADDR_pinmux_rw_iop_pa 16
#define REG_WR_ADDR_pinmux_rw_iop_pa 16
/* Register rw_iop_pb, scope pinmux, type rw */
typedef struct {
unsigned int pb0 : 1;
unsigned int pb1 : 1;
unsigned int pb2 : 1;
unsigned int pb3 : 1;
unsigned int pb4 : 1;
unsigned int pb5 : 1;
unsigned int pb6 : 1;
unsigned int pb7 : 1;
unsigned int dummy1 : 24;
} reg_pinmux_rw_iop_pb;
#define REG_RD_ADDR_pinmux_rw_iop_pb 20
#define REG_WR_ADDR_pinmux_rw_iop_pb 20
/* Register rw_iop_pio, scope pinmux, type rw */
typedef struct {
unsigned int d0 : 1;
unsigned int d1 : 1;
unsigned int d2 : 1;
unsigned int d3 : 1;
unsigned int d4 : 1;
unsigned int d5 : 1;
unsigned int d6 : 1;
unsigned int d7 : 1;
unsigned int rd_n : 1;
unsigned int wr_n : 1;
unsigned int a0 : 1;
unsigned int a1 : 1;
unsigned int ce0_n : 1;
unsigned int ce1_n : 1;
unsigned int ce2_n : 1;
unsigned int rdy : 1;
unsigned int dummy1 : 16;
} reg_pinmux_rw_iop_pio;
#define REG_RD_ADDR_pinmux_rw_iop_pio 24
#define REG_WR_ADDR_pinmux_rw_iop_pio 24
/* Register rw_iop_usb, scope pinmux, type rw */
typedef struct {
unsigned int usb0 : 1;
unsigned int dummy1 : 31;
} reg_pinmux_rw_iop_usb;
#define REG_RD_ADDR_pinmux_rw_iop_usb 28
#define REG_WR_ADDR_pinmux_rw_iop_usb 28
/* Constants */
enum {
regk_pinmux_no = 0x00000000,
regk_pinmux_rw_gio_pa_default = 0x00000000,
regk_pinmux_rw_gio_pb_default = 0x00000000,
regk_pinmux_rw_gio_pc_default = 0x00000000,
regk_pinmux_rw_hwprot_default = 0x00000000,
regk_pinmux_rw_iop_pa_default = 0x00000000,
regk_pinmux_rw_iop_pb_default = 0x00000000,
regk_pinmux_rw_iop_pio_default = 0x00000000,
regk_pinmux_rw_iop_usb_default = 0x00000001,
regk_pinmux_yes = 0x00000001
};
#endif /* __pinmux_defs_h */
|
