1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/*
* Ocelot-3 Board Register Definitions
*
* (C) 2002 Momentum Computer Inc.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 675 Mass Ave, Cambridge, MA 02139, USA.
*
* Louis Hamilton, Red Hat, Inc.
* hamilton@redhat.com [MIPS64 modifications]
*
* Copyright (C) 2004 MontaVista Software Inc.
* Author: Manish Lachwani, mlachwani@mvista.com
*/
#ifndef __OCELOT_3_FPGA_H__
#define __OCELOT_3_FPGA_H__
#define OCELOT_3_REG_BOARDREV 0x0
#define OCELOT_3_REG_FPGA_REV 0x1
#define OCELOT_3_REG_FPGA_TYPE 0x2
#define OCELOT_3_REG_RESET_STATUS 0x3
#define OCELOT_3_REG_BOARD_STATUS 0x4
#define OCELOT_3_REG_CPCI_ID 0x5
#define OCELOT_3_REG_SET 0x6
#define OCELOT_3_REG_CLR 0x7
#define OCELOT_3_REG_EEPROM_MODE 0x9
#define OCELOT_3_REG_INTMASK 0xa
#define OCELOT_3_REG_INTSTAT 0xb
#define OCELOT_3_REG_UART_INTMASK 0xc
#define OCELOT_3_REG_UART_INTSTAT 0xd
#define OCELOT_3_REG_INTSET 0xe
#define OCELOT_3_REG_INTCLR 0xf
extern unsigned long ocelot_fpga_base;
#define OCELOT_FPGA_WRITE(x, y) writeb(x, ocelot_fpga_base + OCELOT_3_REG_##y)
#define OCELOT_FPGA_READ(x) readb(ocelot_fpga_base + OCELOT_3_REG_##x)
#endif
|
