aboutsummaryrefslogtreecommitdiff
path: root/include/asm-x86/cpufeature.h
AgeCommit message (Expand)Author
2008-09-23x86: prevent C-states hang on AMD C1E enabled machinesThomas Gleixner
2008-09-05x86: add NOPL as a synthetic CPU feature bitH. Peter Anvin
2008-08-25x86: add X86_FEATURE_XMM4_2 definitionsAustin Zhang
2008-07-18x86: APIC: remove apic_write_around(); use alternativesMaciej W. Rozycki
2008-07-11x86_64: add pseudo-features for 32-bit compat syscallJeremy Fitzhardinge
2008-07-08Merge branches 'x86/mmio', 'x86/delay', 'x86/idle', 'x86/oprofile', 'x86/debu...Ingo Molnar
2008-06-24x86: add X86_FEATURE_IBS cpu featureRobert Richter
2008-05-25x86: setup_force_cpu_cap(): don't do clear_bit(non-unsigned-long)Andrew Morton
2008-04-17x86: PAT infrastructure patchvenkatesh.pallipadi@intel.com
2008-04-17x86: add cpu_has_arch_perfmonstephane eranian
2008-04-17x86: clean up cpu capabilities accessesIngo Molnar
2008-02-04x86: add feature macros for the gbpages cpuid bitAndi Kleen
2008-02-04x86: unify CPU feature string namesH. Peter Anvin
2008-01-30x86: convert TSC disabling to generic cpuid disable bitmapAndi Kleen
2008-01-30x86: add framework to disable CPUID bits on the command lineAndi Kleen
2008-01-30x86: 64-bit, remove redundant cpu_has_ definitionsKyle McMartin
2008-01-30x86: remove the now unused X86_FEATURE_SYNC_RDTSCAndi Kleen
2008-01-30x86: Implement support to synchronize RDTSC with LFENCE on Intel CPUsAndi Kleen
2008-01-30x86: implement support to synchronize RDTSC through MFENCE on AMD CPUsAndi Kleen
2008-01-30x86: x86-64 wired cpu_has macrosRoland McGrath
2008-01-30x86: add set/clear_cpu_cap operationsJeremy Fitzhardinge
2008-01-30x86: clean up bitops-related warningsJeremy Fitzhardinge
2008-01-30x86: cleanup tlbflush.h variantsThomas Gleixner
2008-01-30x86: unify asm/cpufeature.hH. Peter Anvin
2007-10-11i386/x86_64: move headers to include/asm-x86Thomas Gleixner
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-12-24 01:00:41 +0000