aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_gem_tiling.c
AgeCommit message (Expand)Author
2010-05-12drm/i915: fix tiling limits for i915 class hw v2Daniel Vetter
2009-09-08drm/i915: get the bridge device once.Dave Airlie
2009-09-04drm/i915: fix tiling on IGDNGZhenyu Wang
2009-07-10drm/i915: Zap the GTT mapping when transitioning from untiled to tiled.Eric Anholt
2009-06-18drm/i915: check for CONFIG_PNP before using pnp functionKeith Packard
2009-06-18drm/i915: Clear fence register on tiling stride change.Chris Wilson
2009-06-09drm/i915: enable MCHBAR if neededJesse Barnes
2009-06-05drm/i915: Disable tiling on IGDNG for nowZhenyu Wang
2009-05-26drm/i915: Fix tiling pitch handling on 8xx.Eric Anholt
2009-04-17drm/i915: fix transition to I915_TILING_NONEKeith Packard
2009-04-08drm/i915: Allow tiling of objects with bit 17 swizzling by the CPU.Eric Anholt
2009-04-01drm/i915: fix up tiling/fence reg setup on i8xx class hwDaniel Vetter
2009-03-27drm/i915: Change DCC tiling detection case to cover only mobile parts.Eric Anholt
2009-02-20drm/i915: hold mutex for unreference() in i915_gem_tiling.cChris Wilson
2009-02-08drm/i915: Unref the object after failing to set tiling mode.Chris Wilson
2009-02-08drm/i915: add fence register management to execbufJesse Barnes
2008-12-29drm/i915: add GEM GTT mapping supportJesse Barnes
2008-12-04drm/i915: Respect GM965/GM45 bit-17-instead-of-bit-11 option for swizzling.Eric Anholt
2008-10-18i915: GM45 has GM965-style MCH setup.Eric Anholt
2008-10-18drm: G33-class hardware has a newer 965-style MCH (no DCC register).Eric Anholt
2008-10-18drm: Add GEM ("graphics execution manager") to i915 driver.Eric Anholt
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-12-18 13:43:35 +0000