index
:
linux
mybooklive
mybooklive-3.16.y
mybooklive-amatus
Linux kernel source tree
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
sh
/
kernel
/
cpu
/
init.c
Age
Commit message (
Expand
)
Author
2008-01-28
sh: Encode L1/L2 cache shape in auxvt.
Paul Mundt
2008-01-28
sh: Preparation for uncached jumps through PMB.
Stuart Menefy
2008-01-28
sh: Disable initial cache flush on SH-5.
Paul Mundt
2008-01-28
sh: Don't reference UBC code in CPU init on sh64.
Paul Mundt
2007-09-21
sh: Bring SMP support back from the dead.
Paul Mundt
2007-09-21
sh: Support explicit L1 cache disabling.
Paul Mundt
2007-06-11
sh: Tidy up dependencies for SH-2 build.
Paul Mundt
2007-05-07
sh: speculative execution support for SH7780.
Paul Mundt
2007-03-12
sh: Fix SH-3 cache entry_mask and way_size calculation.
Paul Mundt
2007-02-13
sh: Fixup cpu_data references for the non-boot CPUs.
Paul Mundt
2007-02-13
sh: Use a per-cpu ASID cache.
Paul Mundt
2006-12-06
sh: Add support for SH7206 and SH7619 CPU subtypes.
Yoshinori Sato
2006-09-27
sh: Calculate shm alignment at runtime.
Paul Mundt
2006-09-27
sh: Optimized cache handling for SH-4/SH-4A caches.
Richard Curnow
2006-03-31
[PATCH] Don't pass boot parameters to argv_init[]
OGAWA Hirofumi
2005-04-16
Linux-2.6.12-rc2
v2.6.12-rc2
Linus Torvalds