aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mm/context.c
AgeCommit message (Expand)Author
2013-12-29ARM: 7926/1: mm: flesh out and fix the comments in the ASID allocatorWill Deacon
2013-12-29ARM: 7925/1: mm: keep track of last ASID allocation to improve bitmap searchingWill Deacon
2013-12-29ARM: 7924/1: mm: don't bother with reserved ttbr0 when running with LPAEWill Deacon
2013-08-12ARM: tlb: don't perform inner-shareable invalidation for local TLB opsWill Deacon
2013-07-26ARM: 7789/1: Do not run dummy_flush_tlb_a15_erratum() on non-Cortex-A15Fabio Estevam
2013-06-29Merge branch 'devel-stable' into for-nextRussell King
2013-06-24ARM: 7769/1: Cortex-A15: fix erratum 798181 implementationMarc Zyngier
2013-06-24ARM: 7768/1: prevent risks of out-of-bound access in ASID allocatorMarc Zyngier
2013-06-24ARM: 7767/1: let the ASID allocator handle suspended animationMarc Zyngier
2013-05-30ARM: LPAE: use 64-bit accessors for TTBR registersCyril Chemparathy
2013-04-03ARM: 7684/1: errata: Workaround for Cortex-A15 erratum 798181 (TLBI/DSB opera...Catalin Marinas
2013-03-03ARM: 7661/1: mm: perform explicit branch predictor maintenance when requiredWill Deacon
2013-03-03ARM: 7659/1: mm: make mm->context.id an atomic64_t variableWill Deacon
2013-03-03ARM: 7658/1: mm: fix race updating mm->context.id on ASID rolloverWill Deacon
2013-02-16ARM: 7649/1: mm: mm->context.id fix for big-endianBen Dooks
2012-11-26ARM: 7582/2: rename kvm_seq to vmalloc_seq so to avoid confusion with KVMNicolas Pitre
2012-11-05ARM: mm: use bitmap operations when allocating new ASIDsWill Deacon
2012-11-05ARM: mm: avoid taking ASID spinlock on fastpathWill Deacon
2012-11-05ARM: mm: remove IPI broadcasting on ASID rolloverWill Deacon
2012-08-25ARM: 7502/1: contextidr: avoid using bfi instruction during notifierWill Deacon
2012-07-09ARM: 7445/1: mm: update CONTEXTIDR register to contain PID of current processWill Deacon
2012-04-17ARM: Remove current_mm per-cpu variableCatalin Marinas
2012-04-17ARM: Remove __ARCH_WANT_INTERRUPTS_ON_CTXSW on ASID-capable CPUsCatalin Marinas
2012-04-17ARM: Use TTBR1 instead of reserved context IDWill Deacon
2011-12-08ARM: LPAE: Add context switching supportCatalin Marinas
2011-09-13locking, ARM: Annotate low level hw locks as rawThomas Gleixner
2011-06-09Revert "ARM: 6944/1: mm: allow ASID 0 to be allocated to tasks"Russell King
2011-06-09Revert "ARM: 6943/1: mm: use TTBR1 instead of reserved context ID"Russell King
2011-05-26ARM: 6944/1: mm: allow ASID 0 to be allocated to tasksWill Deacon
2011-05-26ARM: 6943/1: mm: use TTBR1 instead of reserved context IDWill Deacon
2010-02-15ARM: 5905/1: ARM: Global ASID allocation on SMPCatalin Marinas
2009-10-29ARM: Fix errata 411920 workaroundsRussell King
2009-09-24cpumask: use mm_cpumask() wrapper: armRusty Russell
2007-05-09Merge branches 'armv7', 'at91', 'misc' and 'omap' into develRussell King
2007-05-09[ARM] armv7: add support for asid-tagged VIVT I-cacheCatalin Marinas
2007-05-08[ARM] Fix ASID version switchRussell King
2007-02-08[ARM] 4128/1: Architecture compliant TTBR changing sequenceCatalin Marinas
2006-09-20[ARM] Move mmu.c out of the wayRussell King
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-11-22 15:16:51 +0000