<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/arch/mips/kernel, branch v2.6.32-rc7</title>
<subtitle>Linux kernel source tree</subtitle>
<id>https://git.amat.us/linux/atom/arch/mips/kernel?h=v2.6.32-rc7</id>
<link rel='self' href='https://git.amat.us/linux/atom/arch/mips/kernel?h=v2.6.32-rc7'/>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/'/>
<updated>2009-11-02T11:00:08Z</updated>
<entry>
<title>MIPS: O32: Fix ppoll</title>
<updated>2009-11-02T11:00:08Z</updated>
<author>
<name>Arnaud Patard</name>
<email>apatard@mandriva.com</email>
</author>
<published>2009-10-20T08:27:47Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=049a31afe16e733a54f7da7fdf845034758c6ee1'/>
<id>urn:sha1:049a31afe16e733a54f7da7fdf845034758c6ee1</id>
<content type='text'>
sys_ppoll syscall needs to use a compat handler on 64bit kernels with o32
user-space.

Signed-off-by: Arnaud Patard &lt;apatard@mandriva.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Avoid potential hazard on Context register</title>
<updated>2009-11-02T11:00:07Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2009-10-13T21:23:28Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=c2ea1d56eaf084c66177eb5658ff4065e79b36ea'/>
<id>urn:sha1:c2ea1d56eaf084c66177eb5658ff4065e79b36ea</id>
<content type='text'>
set_saved_sp reads Context register. Avoid reading stale value from
earlier incomplete write.

Issue found and fixed for head.S by Chris Dearman &lt;chris@mips.com&gt;.

Signed-off-by: Chris Dearman &lt;chris@mips.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: SMTC: Avoid queing multiple reschedule IPIs</title>
<updated>2009-11-02T11:00:06Z</updated>
<author>
<name>Jaidev Patwardhan</name>
<email>jaidev@mips.com</email>
</author>
<published>2009-07-10T09:06:00Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=2e41f91d9e90e34254746fefcb7bb678a3c9d541'/>
<id>urn:sha1:2e41f91d9e90e34254746fefcb7bb678a3c9d541</id>
<content type='text'>
Signed-off-by: Chris Dearman &lt;chris@mips.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: GIC: Random fixes and enhancements.</title>
<updated>2009-11-02T11:00:06Z</updated>
<author>
<name>Chris Dearman</name>
<email>chris@mips.com</email>
</author>
<published>2009-07-10T08:54:09Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=7098f748283b4c056cca9c284c476b03f004ca12'/>
<id>urn:sha1:7098f748283b4c056cca9c284c476b03f004ca12</id>
<content type='text'>
Signed-off-by: Chris Dearman &lt;chris@mips.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: SPRAM: Clean up support code a little</title>
<updated>2009-11-02T11:00:05Z</updated>
<author>
<name>Chris Dearman</name>
<email>chris@mips.com</email>
</author>
<published>2009-07-10T08:51:27Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=a074f0e89faa8989bdbd6110785d2aafe7df5285'/>
<id>urn:sha1:a074f0e89faa8989bdbd6110785d2aafe7df5285</id>
<content type='text'>
Signed-off-by: Chris Dearman &lt;chris@mips.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: 1004K: Enable SPRAM support.</title>
<updated>2009-11-02T11:00:04Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2009-10-12T21:20:20Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=a4e7cac18f074fa55142bc86cc35a74f3c6ea615'/>
<id>urn:sha1:a4e7cac18f074fa55142bc86cc35a74f3c6ea615</id>
<content type='text'>
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Add IRQF_TIMER flag for timer interrupts</title>
<updated>2009-11-02T11:00:02Z</updated>
<author>
<name>Wu Zhangjin</name>
<email>wuzhangjin@gmail.com</email>
</author>
<published>2009-10-10T15:26:35Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=c49e38c1a5e1c814f07365e7a5773801e20e26b5'/>
<id>urn:sha1:c49e38c1a5e1c814f07365e7a5773801e20e26b5</id>
<content type='text'>
As the commit 3ee4c147 shows, we need to "Add IRQF_TIMER flag for timer
interrupts", Atsushi Nemoto have reported that some other timer interrupts
should be considered, Here it is.

Acked-by: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Acked-by: Rafael J. Wysocki &lt;rjw@sisk.pl&gt;
Signed-off-by: Wu Zhangjin &lt;wuzhangjin@gmail.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: 64-bit: Fix o32 lookup_dcookie syscall</title>
<updated>2009-11-02T11:00:02Z</updated>
<author>
<name>Wu Zhangjin</name>
<email>wuzhangjin@gmail.com</email>
</author>
<published>2009-10-10T11:19:49Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=80b8585b07feede94a742c4cdb80ab607a8813b3'/>
<id>urn:sha1:80b8585b07feede94a742c4cdb80ab607a8813b3</id>
<content type='text'>
An o32 aplication passes a 64-bit value in a pair of registers; a 64-bit
kernel expects a 64-bit argument in a single register.

Signed-off-by: Chen Jie &lt;chenj@lemote.com&gt;
Signed-off-by: Hu Hongbing &lt;huhb@lemote.com&gt;
Signed-off-by: Wu Zhangjin &lt;wuzhangjin@gmail.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: VPE: Remove stray unlock_kernel.</title>
<updated>2009-11-02T11:00:02Z</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2009-10-08T20:16:47Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=a22d621c80fb08f668ae3bfe62aeaae64b0b2b89'/>
<id>urn:sha1:a22d621c80fb08f668ae3bfe62aeaae64b0b2b89</id>
<content type='text'>
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Reported-by: Josip Rodin &lt;joy@entuzijast.net&gt;
</content>
</entry>
<entry>
<title>MIPS: Add IRQF_TIMER flag for timer interrupts</title>
<updated>2009-11-02T11:00:02Z</updated>
<author>
<name>Wu Zhangjin</name>
<email>wuzhangjin@gmail.com</email>
</author>
<published>2009-10-08T13:17:54Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/linux/commit/?id=f45e5183618e41e3c8dbf87b74dc47d0c531462a'/>
<id>urn:sha1:f45e5183618e41e3c8dbf87b74dc47d0c531462a</id>
<content type='text'>
Along the lines of d6c585a4342a2ff627a29f9aea77c5ed4cd76023, add IRQF_TIMER
flag for all timer interrupts  This ensures that timer interrupts won't be
disabled on suspend and not threaded for PREEMPT_RT.

Signed-off-by: Wu Zhangjin &lt;wuzhangjin@gmail.com&gt;
Acked-by: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
</feed>
