aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM/ARMInstrThumb2.td
AgeCommit message (Expand)Author
2012-03-20Change conditional instructions definitions, e.g. ANDCC, ARMPseudoExpand and ...Evan Cheng
2012-03-16ARM fix silly typo in optional operand alias.Jim Grosbach
2012-03-16ARM optional operand on MRC/MCR assembly instructions.Jim Grosbach
2012-02-28Re-commit r151623 with fix. Only issue special no-return calls if it's a dire...Evan Cheng
2012-02-28Revert r151623 "Some ARM implementaions, e.g. A-series, does return stack pre...Daniel Dunbar
2012-02-28Some ARM implementaions, e.g. A-series, does return stack prediction. That is,Evan Cheng
2012-02-24Thumb2 asm aliases for wide bitwise w/ immediate instructions.Jim Grosbach
2012-02-24Switch ARM target to register masks.Jakob Stoklund Olesen
2012-02-23Optimize a couple of common patterns involving conditional moves where the falseEvan Cheng
2012-02-18Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu
2012-01-23Add missed mayStore flag to STREXD / t2STREXDAnton Korobeynikov
2012-01-21Thumb2 'add rd, pc, imm' alternate form for 'adr' instruction.Jim Grosbach
2012-01-18Thumb2 alternate syntax for LDR(literal) and friends.Jim Grosbach
2012-01-18Replace FIXME with explanatory comment.Jim Grosbach
2012-01-13Use RegisterTuples to generate pseudo-registers.Jakob Stoklund Olesen
2011-12-21Thumb2 assembly parsing of 'mov(register shifted register)' aliases.Jim Grosbach
2011-12-20ARM target code clean up. Check for iOS, not Darwin where it makes sense.Evan Cheng
2011-12-15Thumb2 ADR assembly parsing w/o the .w suffix.Jim Grosbach
2011-12-14ARM/Thumb2 mov vs. mvn alias goes both ways.Jim Grosbach
2011-12-14ARM/Thumb2 'cmp rn, #imm' alias to cmn.Jim Grosbach
2011-12-13Thumb2 assembler aliases for "mov(shifted register)"Jim Grosbach
2011-12-13Thumb2 pre/post indexed stores can be from any non-PC GPR.Jim Grosbach
2011-12-13ARM pre-UAL NEG mnemonic for convenience when porting old code.Jim Grosbach
2011-12-09ARM assembly aliases for BIC<-->AND (immediate).Jim Grosbach
2011-12-08ARM assembler aliases for "add Rd, #-imm" to "sub Rd, #imm".Jim Grosbach
2011-12-07Thumb2 alias for long-form pop and friends.Jim Grosbach
2011-12-06Thumb2: MUL two-operand form encoding operand order fix.Jim Grosbach
2011-11-15Thumb2 two-operand 'mul' instruction wide encoding parsing.Jim Grosbach
2011-11-12ARM refactor simple immediate asm operand render methods.Jim Grosbach
2011-11-09Thumb2 assembly parsing STMDB w/ optional .w suffix.Jim Grosbach
2011-10-28Add Thumb2 alias for "mov Rd, #imm" to "mvn Rd, #~imm".Jim Grosbach
2011-10-28Thumb2 ADD/SUB instructions encoding selection outside IT block.Jim Grosbach
2011-10-27Thumb2 t2LDMDB[_UPD] assembly parsing to recognize .w suffix.Jim Grosbach
2011-10-27Thumb2 t2MVNi assembly parsing to recognize ".w" suffix.Jim Grosbach
2011-10-26Thumb2 ldr pc-relative encoding fixes.Jim Grosbach
2011-10-26Thumb2 remove redundant ".w" suffix from t2MVNCCi pattern.Jim Grosbach
2011-10-24Thumb2 LDM instructions can target PC. Make sure to encode it.Jim Grosbach
2011-10-18Use ARM/t2PseudoInst class from ARM/Thumb2 special adds/subs patterns.Andrew Trick
2011-10-18whitespaceAndrew Trick
2011-10-18Thumb2 parsing of 'mov.w' gets the cc_out operand wrong. Add an alias for it.Jim Grosbach
2011-10-18Fix misc warnings. Patch by Joe Abbey.Eli Friedman
2011-10-17Now Igor, throw the switch...give my creation life!Bill Wendling
2011-10-17Pseudoinstructions should not be less constrained than the instruction they areCameron Zwarich
2011-10-16Add flags on Thumb2 indexed stores paralleling the flags on the indexed loads.Cameron Zwarich
2011-10-16Fix an obvious typo found when looking at nearby code.Cameron Zwarich
2011-10-12Thumb2 assembly parsing and encoding for LDC/STC.Jim Grosbach
2011-10-10Reapply r141365 now that PR11107 is fixed.Bill Wendling
2011-10-10Revert r141365. It was causing MultiSource/Benchmarks/MiBench/consumer-lame toBill Wendling
2011-10-07Peephole optimization for ABS on ARM.Anton Korobeynikov
2011-10-04Adding back support for printing operands symbolically to ARM's new disassemblerKevin Enderby